JPS55146682A - Data transfer system - Google Patents
Data transfer systemInfo
- Publication number
- JPS55146682A JPS55146682A JP5245879A JP5245879A JPS55146682A JP S55146682 A JPS55146682 A JP S55146682A JP 5245879 A JP5245879 A JP 5245879A JP 5245879 A JP5245879 A JP 5245879A JP S55146682 A JPS55146682 A JP S55146682A
- Authority
- JP
- Japan
- Prior art keywords
- data
- control part
- reset
- pending
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5245879A JPS55146682A (en) | 1979-05-01 | 1979-05-01 | Data transfer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5245879A JPS55146682A (en) | 1979-05-01 | 1979-05-01 | Data transfer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55146682A true JPS55146682A (en) | 1980-11-15 |
| JPS6410858B2 JPS6410858B2 (OSRAM) | 1989-02-22 |
Family
ID=12915267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5245879A Granted JPS55146682A (en) | 1979-05-01 | 1979-05-01 | Data transfer system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55146682A (OSRAM) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6451545A (en) * | 1987-08-21 | 1989-02-27 | Matsushita Electric Industrial Co Ltd | Memory interference detector |
| US5377345A (en) * | 1992-04-29 | 1994-12-27 | Sun Microsystems, Inc. | Methods and apparatus for providing multiple pending operations in a cache consistent multiple processor computer system |
| JP2002351850A (ja) * | 2001-03-22 | 2002-12-06 | Sony Computer Entertainment Inc | プロセッサでのデータ処理方法及びデータ処理システム |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5054249A (OSRAM) * | 1973-09-11 | 1975-05-13 |
-
1979
- 1979-05-01 JP JP5245879A patent/JPS55146682A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5054249A (OSRAM) * | 1973-09-11 | 1975-05-13 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6451545A (en) * | 1987-08-21 | 1989-02-27 | Matsushita Electric Industrial Co Ltd | Memory interference detector |
| US5377345A (en) * | 1992-04-29 | 1994-12-27 | Sun Microsystems, Inc. | Methods and apparatus for providing multiple pending operations in a cache consistent multiple processor computer system |
| JP2002351850A (ja) * | 2001-03-22 | 2002-12-06 | Sony Computer Entertainment Inc | プロセッサでのデータ処理方法及びデータ処理システム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6410858B2 (OSRAM) | 1989-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR0154533B1 (ko) | 데이타 프로세서 | |
| US4374410A (en) | Data processing system | |
| JPS5687282A (en) | Data processor | |
| JPH0195346A (ja) | バスマスタ | |
| US4499535A (en) | Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects | |
| JPS55146682A (en) | Data transfer system | |
| US4493024A (en) | Digital data processing system | |
| JP2704419B2 (ja) | キヤツシユラインの全エントリの充填を選択的に試みるバスマスタ | |
| JPS6236575B2 (OSRAM) | ||
| JPS5534314A (en) | Key memory system | |
| US4493023A (en) | Digital data processing system having unique addressing means and means for identifying and accessing operands | |
| JPS54123838A (en) | Memory address control unit for data processor | |
| JPS5577072A (en) | Buffer memory control system | |
| US4532586A (en) | Digital data processing system with tripartite description-based addressing multi-level microcode control, and multi-level stacks | |
| JPS55112661A (en) | Memory control unit | |
| JPS6448159A (en) | Data prefetch system | |
| JPS5627455A (en) | Instruction prefetch system using buffer register with byte aligner | |
| JPS55105761A (en) | Address conversion system | |
| JPS54128638A (en) | Control system for cash memory | |
| JPS5663652A (en) | Information processing unit | |
| JPS55108030A (en) | Data transfer control system | |
| JPS5671141A (en) | Instruction word read control system | |
| US4517642A (en) | Digital computer system having unique means of referring to operands and ability to execute a plurality of internal languages | |
| JPS5616256A (en) | Disc cash system | |
| JPS6454552A (en) | Data transfer system |