JPS55117254A - Fabrication of electronic device - Google Patents

Fabrication of electronic device

Info

Publication number
JPS55117254A
JPS55117254A JP2391079A JP2391079A JPS55117254A JP S55117254 A JPS55117254 A JP S55117254A JP 2391079 A JP2391079 A JP 2391079A JP 2391079 A JP2391079 A JP 2391079A JP S55117254 A JPS55117254 A JP S55117254A
Authority
JP
Japan
Prior art keywords
hole
resin
substrate
layer
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2391079A
Other languages
English (en)
Inventor
Hidekazu Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP2391079A priority Critical patent/JPS55117254A/ja
Publication of JPS55117254A publication Critical patent/JPS55117254A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
JP2391079A 1979-02-28 1979-02-28 Fabrication of electronic device Pending JPS55117254A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2391079A JPS55117254A (en) 1979-02-28 1979-02-28 Fabrication of electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2391079A JPS55117254A (en) 1979-02-28 1979-02-28 Fabrication of electronic device

Publications (1)

Publication Number Publication Date
JPS55117254A true JPS55117254A (en) 1980-09-09

Family

ID=12123628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2391079A Pending JPS55117254A (en) 1979-02-28 1979-02-28 Fabrication of electronic device

Country Status (1)

Country Link
JP (1) JPS55117254A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994432A (ja) * 1982-10-21 1984-05-31 アボツト・ラボラトリ−ズ 半導体検知装置
US5120678A (en) * 1990-11-05 1992-06-09 Motorola Inc. Electrical component package comprising polymer-reinforced solder bump interconnection
USRE43404E1 (en) 1996-03-07 2012-05-22 Tessera, Inc. Methods for providing void-free layer for semiconductor assemblies

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994432A (ja) * 1982-10-21 1984-05-31 アボツト・ラボラトリ−ズ 半導体検知装置
JPH047589B2 (ja) * 1982-10-21 1992-02-12 Abbott Lab
US5120678A (en) * 1990-11-05 1992-06-09 Motorola Inc. Electrical component package comprising polymer-reinforced solder bump interconnection
USRE43404E1 (en) 1996-03-07 2012-05-22 Tessera, Inc. Methods for providing void-free layer for semiconductor assemblies

Similar Documents

Publication Publication Date Title
JPS5710992A (en) Semiconductor device and manufacture therefor
JPS5571052A (en) Substrate for semiconductor device
JPS55117254A (en) Fabrication of electronic device
JPS56114361A (en) Semiconductor container
JPS551153A (en) Semiconductor fitting device
JPS5372570A (en) Manufacture of semiconductor device
JPS53105989A (en) Semiconductor device
JPS5268388A (en) Semiconductor integrated circuit
JPS57164571A (en) Semiconductro integrated circuit device
JPS5368163A (en) Production of flip chip
JPS5352388A (en) Semiconductor device
JPS52127184A (en) Semiconductor integrated circuit
JPS5286782A (en) Production of semiconductor integrated circuit
JPS539489A (en) Production of semiconductor device
JPS5718354A (en) Semiconductor integrated circuit
JPS57132341A (en) Multilayer wiring structure in semiconductor device
JPS5529139A (en) Semiconductor integrated device
JPS5353280A (en) Manufacture for semiconductor device
JPS546775A (en) Semiconductor device featuring stepped electrode structure
JPS5474369A (en) Semiconductor device
JPS52146209A (en) Formation of epitaxial layer
JPS52116085A (en) Air-space semiconductor integrated circuit
JPS566465A (en) Semiconductor circuit
JPS52120781A (en) Semiconductor device
JPS52151567A (en) Protecting method of wiring layers