JPS5489531A - Buffer memory system - Google Patents
Buffer memory systemInfo
- Publication number
- JPS5489531A JPS5489531A JP15882077A JP15882077A JPS5489531A JP S5489531 A JPS5489531 A JP S5489531A JP 15882077 A JP15882077 A JP 15882077A JP 15882077 A JP15882077 A JP 15882077A JP S5489531 A JPS5489531 A JP S5489531A
- Authority
- JP
- Japan
- Prior art keywords
- address
- buffer memory
- access
- register
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To increase probability that needed information is found on a buffer memory by equipping at least two buffer memories different in method of assignment to a set.
CONSTITUTION: When needed information resides in either 1st buffer memory BM11 or 2nd buffer memory BM12, that is, when either 1st comparator circuits 31 and 32 or 2nd comparator circuits 51 and 52 detect a coincidence signal, a current flag contained in corresponding control part 24 or 44 of control table 2 or 4 is updated and access to the corresponding address of BM 11 or 12 attained. Namely, when access to BM11 is made, set address SA1 of address register 1, selective address BS1 outputted from control circuit 10, and intra-block address BA of register 1 are used to apply control signal MC1 and when access to BM12 is made, on the other hand, control signal MC2 is applied from circuit 10.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP52158820A JPS6029136B2 (en) | 1977-12-27 | 1977-12-27 | buffer memory system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP52158820A JPS6029136B2 (en) | 1977-12-27 | 1977-12-27 | buffer memory system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5489531A true JPS5489531A (en) | 1979-07-16 |
| JPS6029136B2 JPS6029136B2 (en) | 1985-07-09 |
Family
ID=15680077
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52158820A Expired JPS6029136B2 (en) | 1977-12-27 | 1977-12-27 | buffer memory system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6029136B2 (en) |
-
1977
- 1977-12-27 JP JP52158820A patent/JPS6029136B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6029136B2 (en) | 1985-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5786959A (en) | Data transfer control system | |
| JPS57121746A (en) | Information processing device | |
| JPS5489531A (en) | Buffer memory system | |
| JPS56156978A (en) | Memory control system | |
| JPS57117056A (en) | Microcomputer device | |
| JPS5466727A (en) | Access control system for buffer memory | |
| JPS556669A (en) | Buffer memory unit | |
| JPS576956A (en) | Information processor | |
| JPS5642860A (en) | Interruption control system for information processor | |
| JPS54161846A (en) | Information processor | |
| JPS5460833A (en) | Buffer memory system | |
| JPS5489437A (en) | Buffer memory control system | |
| JPS5462735A (en) | Memory control system | |
| JPS5520574A (en) | Print pattern conversion system | |
| JPS54823A (en) | Display control system for ruled line pattern | |
| JPS55150048A (en) | Information processor | |
| JPS5447530A (en) | Memory control system | |
| JPS563486A (en) | Magnetic bubble memory control system | |
| JPS5718074A (en) | Buffer memory device | |
| JPS5619596A (en) | Parity error processing system | |
| JPS5448129A (en) | Information processor | |
| JPS5413228A (en) | Interface circuit of auxiliary memory unit | |
| JPS5447533A (en) | Associative memory entry replacement control system | |
| JPS5544657A (en) | Decentralized control system | |
| JPS54118139A (en) | Information process control system |