JPS5466727A - Access control system for buffer memory - Google Patents
Access control system for buffer memoryInfo
- Publication number
- JPS5466727A JPS5466727A JP13328677A JP13328677A JPS5466727A JP S5466727 A JPS5466727 A JP S5466727A JP 13328677 A JP13328677 A JP 13328677A JP 13328677 A JP13328677 A JP 13328677A JP S5466727 A JPS5466727 A JP S5466727A
- Authority
- JP
- Japan
- Prior art keywords
- access
- memory
- unit
- buffer memory
- control system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To reduce the frequency of access competition when the bank unit is different, by addressing a plural number of memory units specifically based on the access address information at the access request from a plurality of access source.
CONSTITUTION: The data in the unit determined on the main memroy unit is transferred on the buffer memory 1, and data processing is made by accessing the memory 1. In this case, constitution is made that a plurality of access sources Po and P1 are commonly accessed to the common memory 1. Further, the memory 1 is sectioned into a plurality independently and accessible. Interleaving is made to the memory unit of a plurality, and a plurality of memory units are individually accessed based on the access address information at the access request from the access sources P1 and P1. Thus, if the bank unit is different, the frequency of access competition can be reduced.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13328677A JPS5466727A (en) | 1977-11-07 | 1977-11-07 | Access control system for buffer memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13328677A JPS5466727A (en) | 1977-11-07 | 1977-11-07 | Access control system for buffer memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5466727A true JPS5466727A (en) | 1979-05-29 |
Family
ID=15101085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13328677A Pending JPS5466727A (en) | 1977-11-07 | 1977-11-07 | Access control system for buffer memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5466727A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58217072A (en) * | 1982-06-11 | 1983-12-16 | Sony Corp | Digital signal processing device |
JPS59146366A (en) * | 1983-02-09 | 1984-08-22 | Hitachi Ltd | Picture processor |
JPS6043775A (en) * | 1983-08-19 | 1985-03-08 | Nec Corp | Data processor |
JPS63201851A (en) * | 1987-02-18 | 1988-08-19 | Hitachi Ltd | Storage control system |
JPH0756813A (en) * | 1993-08-02 | 1995-03-03 | Internatl Business Mach Corp <Ibm> | Data processing system and data storage method |
JP2008059496A (en) * | 2006-09-04 | 2008-03-13 | Fujitsu Ltd | Moving image processor |
-
1977
- 1977-11-07 JP JP13328677A patent/JPS5466727A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58217072A (en) * | 1982-06-11 | 1983-12-16 | Sony Corp | Digital signal processing device |
JPS59146366A (en) * | 1983-02-09 | 1984-08-22 | Hitachi Ltd | Picture processor |
JPS6043775A (en) * | 1983-08-19 | 1985-03-08 | Nec Corp | Data processor |
JPH0332829B2 (en) * | 1983-08-19 | 1991-05-14 | Nippon Electric Co | |
JPS63201851A (en) * | 1987-02-18 | 1988-08-19 | Hitachi Ltd | Storage control system |
JPH0756813A (en) * | 1993-08-02 | 1995-03-03 | Internatl Business Mach Corp <Ibm> | Data processing system and data storage method |
JP2008059496A (en) * | 2006-09-04 | 2008-03-13 | Fujitsu Ltd | Moving image processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8302333A1 (en) | Data processing apparatus. | |
JPS6436336A (en) | Calculator system | |
EP0172707A3 (en) | Method for managing virtual memory to separate active and stable memory blocks | |
ES8105872A1 (en) | Memory system comprising a serial storage device. | |
EP0261751A3 (en) | Concurrent memory access system | |
JPS5466727A (en) | Access control system for buffer memory | |
ES8106062A1 (en) | Digital information transfer system and interface. | |
JPS559228A (en) | Memory request control system | |
JPS54108539A (en) | Virtual memory control system of information processor | |
JPS5552600A (en) | Main memory unit | |
JPS5460833A (en) | Buffer memory system | |
JPS5533282A (en) | Buffer control system | |
ES478281A1 (en) | System for randomly accessing a recirculating memory | |
JPS6426250A (en) | Memory readout circuit for cpu | |
JPS5561866A (en) | Memory designation system | |
JPS54140841A (en) | Memory control system of multiprocessor system | |
JPS5733472A (en) | Memory access control system | |
JPS563486A (en) | Magnetic bubble memory control system | |
JPS54118139A (en) | Information process control system | |
JPS5621261A (en) | Processing system for memory unit read/write | |
JPS6426940A (en) | Maintenance test system for shared device | |
JPS6467653A (en) | Cache memory for set associative system | |
JPS5622152A (en) | Memory access system | |
JPS5750378A (en) | Control system of data processor | |
JPS5712469A (en) | Buffer memory control system |