JPS54159133A - Buffer memory system - Google Patents
Buffer memory systemInfo
- Publication number
- JPS54159133A JPS54159133A JP6779078A JP6779078A JPS54159133A JP S54159133 A JPS54159133 A JP S54159133A JP 6779078 A JP6779078 A JP 6779078A JP 6779078 A JP6779078 A JP 6779078A JP S54159133 A JPS54159133 A JP S54159133A
- Authority
- JP
- Japan
- Prior art keywords
- block
- main memory
- memory
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To increase the probability of required block in existing in BM, by transferring the block from the main memory only when the accessing is made by instruction readout, of no block desired to be accessed is present to the buffer memory BM.
CONSTITUTION: The tag bit of the address of the block stored in BM1 and the memory address accessed are compared at the block address coincidence detection circuit 2 to discriminate whether the block accessed is present at BM1 or not. When the addresses are in agreement with each other, the address coincidence detection signal 9 is turned on to control the memory control circuit 4. The circuit 4 controls with the output of the signal 9 for accessing to BM1 or to the main memory 3, and if the access block is not present in BM1, and if the instruction readout display signal 8 causes the intruction readout, the block is transferred from the main memory 3 to the block 1. If the signal 8 does not indicate the instruction readout, the circuit 4 accesses to the main memory. Thus, the probability of required blocks in existing in BM can be increased.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6779078A JPS54159133A (en) | 1978-06-07 | 1978-06-07 | Buffer memory system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6779078A JPS54159133A (en) | 1978-06-07 | 1978-06-07 | Buffer memory system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54159133A true JPS54159133A (en) | 1979-12-15 |
Family
ID=13355091
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6779078A Pending JPS54159133A (en) | 1978-06-07 | 1978-06-07 | Buffer memory system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54159133A (en) |
-
1978
- 1978-06-07 JP JP6779078A patent/JPS54159133A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0251056A3 (en) | Cache tag lookaside | |
JPS54159133A (en) | Buffer memory system | |
JPS559228A (en) | Memory request control system | |
JPS55108027A (en) | Processor system | |
JPS5613576A (en) | Memory access control system | |
JPS5642868A (en) | Access method for common memory in multiprocessor system | |
JPS5563453A (en) | Memory system | |
JPS56157520A (en) | Dma system without cycle steal | |
JPS5532159A (en) | Memory system | |
JPS5577072A (en) | Buffer memory control system | |
JPS55112661A (en) | Memory control unit | |
JPS55108030A (en) | Data transfer control system | |
JPS54128638A (en) | Control system for cash memory | |
JPS5512533A (en) | Control system for multiplex memory unit | |
JPS5563455A (en) | Memory system | |
JPS57157369A (en) | Loop tracking processing system | |
JPS55118170A (en) | Memory access device | |
JPS5474335A (en) | Buffer memory unit | |
JPS57143781A (en) | Control system for storage device | |
JPS55117780A (en) | Buffer memory unit | |
JPS5690359A (en) | Information control unit | |
JPS6488841A (en) | Buffer memory access control system | |
JPS5587363A (en) | Buffer memory control system | |
JPS5621261A (en) | Processing system for memory unit read/write | |
JPS5448129A (en) | Information processor |