JPH11339471A5 - - Google Patents
Info
- Publication number
- JPH11339471A5 JPH11339471A5 JP1998146114A JP14611498A JPH11339471A5 JP H11339471 A5 JPH11339471 A5 JP H11339471A5 JP 1998146114 A JP1998146114 A JP 1998146114A JP 14611498 A JP14611498 A JP 14611498A JP H11339471 A5 JPH11339471 A5 JP H11339471A5
- Authority
- JP
- Japan
- Prior art keywords
- command
- command decoder
- signal
- response
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14611498A JP4036531B2 (ja) | 1998-05-27 | 1998-05-27 | 半導体集積回路 |
| US09/317,619 US6480033B2 (en) | 1998-05-27 | 1999-05-25 | Semiconductor device |
| KR10-1999-0018988A KR100392046B1 (ko) | 1998-05-27 | 1999-05-26 | 반도체 장치 |
| TW088108661A TW413926B (en) | 1998-05-27 | 1999-05-26 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14611498A JP4036531B2 (ja) | 1998-05-27 | 1998-05-27 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11339471A JPH11339471A (ja) | 1999-12-10 |
| JPH11339471A5 true JPH11339471A5 (enExample) | 2004-12-09 |
| JP4036531B2 JP4036531B2 (ja) | 2008-01-23 |
Family
ID=15400483
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14611498A Expired - Fee Related JP4036531B2 (ja) | 1998-05-27 | 1998-05-27 | 半導体集積回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6480033B2 (enExample) |
| JP (1) | JP4036531B2 (enExample) |
| KR (1) | KR100392046B1 (enExample) |
| TW (1) | TW413926B (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6438060B1 (en) * | 2001-02-12 | 2002-08-20 | Micron Technology, Inc. | Method of reducing standby current during power down mode |
| KR100470995B1 (ko) * | 2002-04-23 | 2005-03-08 | 삼성전자주식회사 | 클럭수신 동기회로를 갖는 멀티클럭 도메인 데이터 입력처리장치 및 그에 따른 클럭신호 인가방법 |
| US7601441B2 (en) * | 2002-06-24 | 2009-10-13 | Cree, Inc. | One hundred millimeter high purity semi-insulating single crystal silicon carbide wafer |
| US6814801B2 (en) * | 2002-06-24 | 2004-11-09 | Cree, Inc. | Method for producing semi-insulating resistivity in high purity silicon carbide crystals |
| KR100605588B1 (ko) * | 2004-03-05 | 2006-07-28 | 주식회사 하이닉스반도체 | 반도체 기억 소자에서의 지연 고정 루프 및 그의 클럭록킹 방법 |
| KR100636929B1 (ko) * | 2004-11-15 | 2006-10-19 | 주식회사 하이닉스반도체 | 메모리 장치의 데이터 출력 회로 |
| US7656745B2 (en) | 2007-03-15 | 2010-02-02 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
| KR100909625B1 (ko) * | 2007-06-27 | 2009-07-27 | 주식회사 하이닉스반도체 | 어드레스 동기 회로 |
| KR101003127B1 (ko) * | 2009-02-25 | 2010-12-22 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 제어 방법 |
| JP5834798B2 (ja) * | 2011-11-15 | 2015-12-24 | 富士通セミコンダクター株式会社 | 半導体メモリ、半導体メモリの動作方法、システムおよび半導体メモリの製造方法 |
| US9389953B2 (en) | 2013-03-04 | 2016-07-12 | Samsung Electronics Co., Ltd. | Semiconductor memory device and system conducting parity check and operating method of semiconductor memory device |
| US9865317B2 (en) * | 2016-04-26 | 2018-01-09 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
| US9997220B2 (en) | 2016-08-22 | 2018-06-12 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
| US10032508B1 (en) * | 2016-12-30 | 2018-07-24 | Intel Corporation | Method and apparatus for multi-level setback read for three dimensional crosspoint memory |
| US10224938B2 (en) | 2017-07-26 | 2019-03-05 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
| CN112447218B (zh) * | 2019-08-29 | 2025-05-06 | 台湾积体电路制造股份有限公司 | 存储器电路和方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2697633B2 (ja) | 1994-09-30 | 1998-01-14 | 日本電気株式会社 | 同期型半導体記憶装置 |
| US5559752A (en) * | 1995-08-14 | 1996-09-24 | Alliance Semiconductor Corporation | Timing control circuit for synchronous static random access memory |
| JP3566429B2 (ja) * | 1995-12-19 | 2004-09-15 | 株式会社ルネサステクノロジ | 同期型半導体記憶装置 |
| JP3759645B2 (ja) * | 1995-12-25 | 2006-03-29 | 三菱電機株式会社 | 同期型半導体記憶装置 |
| JPH10208470A (ja) * | 1997-01-17 | 1998-08-07 | Nec Corp | 同期型半導体記憶装置 |
| JP3827406B2 (ja) * | 1997-06-25 | 2006-09-27 | 富士通株式会社 | クロック同期型入力回路及びそれを利用した半導体記憶装置 |
-
1998
- 1998-05-27 JP JP14611498A patent/JP4036531B2/ja not_active Expired - Fee Related
-
1999
- 1999-05-25 US US09/317,619 patent/US6480033B2/en not_active Expired - Lifetime
- 1999-05-26 TW TW088108661A patent/TW413926B/zh not_active IP Right Cessation
- 1999-05-26 KR KR10-1999-0018988A patent/KR100392046B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11339471A5 (enExample) | ||
| US5880608A (en) | Pulsed domino latches | |
| JP2515853Y2 (ja) | ダイナミック型pla回路 | |
| EP0344604A3 (en) | Output circuit for use in a semiconductor ic | |
| WO2003083872A3 (en) | Low-power high-performance memory cell and related methods | |
| JPH10107613A5 (enExample) | ||
| KR870004578A (ko) | 단일 클록 동적논리를 갖는 프로그램 가능한 논리배열 | |
| JP2001292563A5 (enExample) | ||
| KR960009247B1 (en) | Data output buffer of semiconductor integrated circuit | |
| GB2232516A (en) | Sense amplifier driver for semiconductor memory | |
| JPH0752585B2 (ja) | 記憶素子内の読取増幅駆動部 | |
| JPH04130770A (ja) | 半導体集積回路 | |
| US6914453B2 (en) | Integrated logic and latch design with clock gating at static input signals | |
| US4751407A (en) | Self-timing circuit | |
| JP2003036674A5 (enExample) | ||
| US5959910A (en) | Sense amplifier control of a memory device | |
| USRE41441E1 (en) | Output buffer having inherently precise data masking | |
| JPH03192915A (ja) | フリップフロップ | |
| JP4510271B2 (ja) | パルス発生器 | |
| KR960025787A (ko) | 플래쉬 메모리 장치 | |
| RU95121790A (ru) | Парафазный логический элемент на мдп-транзисторах | |
| JP3224712B2 (ja) | 論理&レベル変換回路及び半導体装置 | |
| JPH1116359A (ja) | アドレス遷移検出回路 | |
| JP2000295081A (ja) | レジスタ回路及びラッチ回路 | |
| US6377096B1 (en) | Static to dynamic logic interface circuit |