JPH11330966A5 - - Google Patents
Info
- Publication number
- JPH11330966A5 JPH11330966A5 JP1999044210A JP4421099A JPH11330966A5 JP H11330966 A5 JPH11330966 A5 JP H11330966A5 JP 1999044210 A JP1999044210 A JP 1999044210A JP 4421099 A JP4421099 A JP 4421099A JP H11330966 A5 JPH11330966 A5 JP H11330966A5
- Authority
- JP
- Japan
- Prior art keywords
- current
- digital
- circuit
- output
- circuit arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19807856:0 | 1998-02-25 | ||
| DE19807856A DE19807856A1 (de) | 1998-02-25 | 1998-02-25 | Schaltungsanordnung mit Strom-Digital-Analog-Konvertern |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11330966A JPH11330966A (ja) | 1999-11-30 |
| JPH11330966A5 true JPH11330966A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 2006-04-06 |
Family
ID=7858829
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11044210A Abandoned JPH11330966A (ja) | 1998-02-25 | 1999-02-23 | ディジタル―アナログ電流変換器を含む回路配置 |
Country Status (4)
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6747585B2 (en) * | 2002-10-29 | 2004-06-08 | Motorola, Inc. | Method and apparatus for increasing a dynamic range of a digital to analog converter |
| TW594634B (en) * | 2003-02-21 | 2004-06-21 | Toppoly Optoelectronics Corp | Data driver |
| CN1317688C (zh) * | 2003-03-13 | 2007-05-23 | 统宝光电股份有限公司 | 数据驱动装置 |
| US6734815B1 (en) * | 2003-03-25 | 2004-05-11 | T-Ram, Inc. | Geometric D/A converter for a delay-locked loop |
| US6975260B1 (en) | 2003-03-25 | 2005-12-13 | T-Ram, Inc. | Geometric D/A converter for a delay-locked loop |
| JP4205629B2 (ja) | 2003-07-07 | 2009-01-07 | セイコーエプソン株式会社 | デジタル/アナログ変換回路、電気光学装置及び電子機器 |
| JP4802963B2 (ja) * | 2003-07-07 | 2011-10-26 | セイコーエプソン株式会社 | 電気光学装置及び電子機器 |
| US7456885B2 (en) * | 2003-08-22 | 2008-11-25 | Micron Technology, Inc. | Per column one-bit ADC for image sensors |
| DE602005017260D1 (de) * | 2005-07-27 | 2009-12-03 | Verigy Pte Ltd Singapore | Digital Analog Wandlung bei der die Ausgänge mehrerer Digital-Analog-Wandler aufsummiert werden |
| JP4682750B2 (ja) | 2005-08-22 | 2011-05-11 | ソニー株式会社 | Da変換装置 |
| JP5263272B2 (ja) * | 2010-11-30 | 2013-08-14 | ソニー株式会社 | Da変換装置 |
| US9887042B1 (en) * | 2013-03-26 | 2018-02-06 | Ehrenberg Industries Corporation | Dielectric material, capacitor and method |
| US10505561B2 (en) | 2018-03-08 | 2019-12-10 | Analog Devices Global Unlimited Company | Method of applying a dither, and analog to digital converter operating in accordance with the method |
| US10516408B2 (en) | 2018-03-08 | 2019-12-24 | Analog Devices Global Unlimited Company | Analog to digital converter stage |
| US10511316B2 (en) * | 2018-03-08 | 2019-12-17 | Analog Devices Global Unlimited Company | Method of linearizing the transfer characteristic by dynamic element matching |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4092639A (en) * | 1976-01-06 | 1978-05-30 | Precision Monolithics, Inc. | Digital to analog converter with complementary true current outputs |
| US4168528A (en) * | 1978-07-21 | 1979-09-18 | Precision Monolithics, Inc. | Voltage to current conversion circuit |
| JPS56153832A (en) * | 1980-04-30 | 1981-11-28 | Nec Corp | Digital to analog converter |
| JPH0646709B2 (ja) * | 1985-02-28 | 1994-06-15 | キヤノン株式会社 | デジタル・アナログ変換器 |
| US4766328A (en) * | 1987-05-26 | 1988-08-23 | System-General Corporation | Programmable pulse generator |
| US5517191A (en) * | 1994-04-12 | 1996-05-14 | Analog Devices, Inc. | Digitally controlled calibration circuit for a DAC |
| US5570090A (en) * | 1994-05-23 | 1996-10-29 | Analog Devices, Incorporated | DAC with digitally-programmable gain and sync level generation |
| TW331679B (en) * | 1995-12-22 | 1998-05-11 | Thomson Multimedia Sa | Analog-to-digital converter. |
-
1998
- 1998-02-25 DE DE19807856A patent/DE19807856A1/de not_active Withdrawn
-
1999
- 1999-02-16 EP EP99200453A patent/EP0939494B1/de not_active Expired - Lifetime
- 1999-02-16 DE DE59909275T patent/DE59909275D1/de not_active Expired - Fee Related
- 1999-02-19 US US09/253,085 patent/US6154160A/en not_active Expired - Fee Related
- 1999-02-23 JP JP11044210A patent/JPH11330966A/ja not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11330966A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6318363B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6154160A (en) | Circuit arrangement including digital-to-analog current converters | |
| JP2008141358A (ja) | 利得可変増幅回路 | |
| US6940985B2 (en) | Shock sound prevention circuit | |
| JP2548220B2 (ja) | 映像信号処理装置 | |
| JP3471256B2 (ja) | A/d変換器 | |
| JPS60130220A (ja) | Da変換器 | |
| JP3225729B2 (ja) | D/a変換器のゲイン調整回路 | |
| JPH09205366A (ja) | 利得制御付デジタル処理回路 | |
| JP2908123B2 (ja) | 半導体装置 | |
| JP3437059B2 (ja) | アナログ出力/アラーム出力切換回路 | |
| JP2926802B2 (ja) | 映像信号処理装置 | |
| JP2006129107A (ja) | 信号増幅装置 | |
| JP3089807B2 (ja) | 温度特性補正回路 | |
| JPH0564036A (ja) | ガンマオフセツト調整回路 | |
| JPH01258560A (ja) | ペデスタルクランプ回路 | |
| JPS6016117Y2 (ja) | アナログスイツチ回路 | |
| JP3447581B2 (ja) | 加入者線給電回路および極性切換方法 | |
| JPS638673B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS62169515A (ja) | 半導体集積回路 | |
| JPH04311108A (ja) | デューティ可変方式 | |
| JP2004236140A (ja) | 映像信号処理回路 | |
| JPS61289711A (ja) | 信号合成切換回路 | |
| JPH0572788B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |