JPH11250407A - Ｎｌｔｓ補正回路 - Google Patents

Ｎｌｔｓ補正回路

Info

Publication number
JPH11250407A
JPH11250407A JP10046609A JP4660998A JPH11250407A JP H11250407 A JPH11250407 A JP H11250407A JP 10046609 A JP10046609 A JP 10046609A JP 4660998 A JP4660998 A JP 4660998A JP H11250407 A JPH11250407 A JP H11250407A
Authority
JP
Japan
Prior art keywords
signal
nlts
delay
recording
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP10046609A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11250407A5 (enExample
Inventor
Hisakado Hirasaka
久門 平坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Japan Inc
Original Assignee
Hewlett Packard Japan Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Japan Inc filed Critical Hewlett Packard Japan Inc
Priority to JP10046609A priority Critical patent/JPH11250407A/ja
Priority to US09/258,252 priority patent/US6134691A/en
Publication of JPH11250407A publication Critical patent/JPH11250407A/ja
Publication of JPH11250407A5 publication Critical patent/JPH11250407A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1816—Testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/36—Monitoring, i.e. supervising the progress of recording or reproducing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00—Record carriers by type
    • G11B2220/20—Disc-shaped record carriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Digital Magnetic Recording (AREA)
JP10046609A 1998-02-27 1998-02-27 Ｎｌｔｓ補正回路 Withdrawn JPH11250407A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP10046609A JPH11250407A (ja) 1998-02-27 1998-02-27 Ｎｌｔｓ補正回路
US09/258,252 US6134691A (en) 1998-02-27 1999-02-25 NLTS correction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10046609A JPH11250407A (ja) 1998-02-27 1998-02-27 Ｎｌｔｓ補正回路

Publications (2)

Publication Number Publication Date
JPH11250407A true JPH11250407A (ja) 1999-09-17
JPH11250407A5 JPH11250407A5 (enExample) 2005-08-25

Family

ID=12752057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10046609A Withdrawn JPH11250407A (ja) 1998-02-27 1998-02-27 Ｎｌｔｓ補正回路

Country Status (2)

Country Link
US (1) US6134691A (enExample)
JP (1) JPH11250407A (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3870333B2 (ja) * 2000-11-30 2007-01-17 富士通株式会社 磁気記録再生装置および磁気記録再生用ｌｓｉ
US6788481B2 (en) 2002-03-21 2004-09-07 International Business Machines Corporation Process for measuring nonlinear transition shift (NLTS) at high recording densities with a giant magetoresistive (GMR) head
US7301375B2 (en) * 2003-03-07 2007-11-27 Hynix Semiconductor Inc. Off-chip driver circuit and data output circuit using the same
JPWO2005013107A1 (ja) * 2003-07-31 2006-09-28 株式会社半導体エネルギー研究所 半導体装置及び半導体装置の駆動方法
US7123429B2 (en) * 2004-02-26 2006-10-17 Hitachi Global Storage Technologies Netherlands B.V. Method and apparatus for providing write pre-compensation using a read timing path
US7002764B2 (en) 2004-02-26 2006-02-21 Hitachi Global Storage Technologies Netherlands B.V. Method and apparatus for providing generalized write pre-compensation
US7515372B2 (en) * 2006-04-03 2009-04-07 Seagate Technology Llc Compensating the effects of static head-media spacing variations and nonlinear transition shift in heat assisted magnetic recording
EP2198427A4 (en) * 2007-12-21 2013-11-06 Lsi Corp SYSTEMS AND METHODS FOR ADAPTIVE EQUALIZATION IN RECORDING CHANNELS
US7924523B2 (en) * 2007-12-21 2011-04-12 Lsi Corporation Frequency domain approach for efficient computation of fixed-point equalization targets
EP2136037A3 (de) * 2008-06-20 2011-01-05 Siemens Aktiengesellschaft Verfahren und Vorrichtung zum Betreiben einer Dampfkraftwerksanlage mit Dampfturbine und Prozessdampfverbraucher
US7924518B2 (en) * 2008-08-27 2011-04-12 Lsi Corporation Systems and methods for adaptive write pre-compensation
US9281908B2 (en) * 2008-10-08 2016-03-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for memory efficient signal and noise estimation
US8154815B2 (en) * 2008-12-18 2012-04-10 Lsi Corporation Systems and methods for generating equalization data using shift register architecture
US7948702B2 (en) * 2008-12-18 2011-05-24 Lsi Corporation Systems and methods for controlling data equalization
US7965467B2 (en) * 2008-12-18 2011-06-21 Lsi Corporation Systems and methods for generating equalization data
US7929240B2 (en) * 2008-12-18 2011-04-19 Lsi Corporation Systems and methods for adaptive MRA compensation
US7974030B2 (en) 2008-12-23 2011-07-05 Lsi Corporation Systems and methods for dibit correction
US7948699B2 (en) * 2009-01-02 2011-05-24 Lsi Corporation Systems and methods for equalizer optimization in a storage access retry
US7957251B2 (en) 2009-02-16 2011-06-07 Agere Systems Inc. Systems and methods for reduced latency loop recovery
US7969337B2 (en) * 2009-07-27 2011-06-28 Lsi Corporation Systems and methods for two tier sampling correction in a data processing circuit
US8139305B2 (en) * 2009-09-14 2012-03-20 Lsi Corporation Systems and methods for timing and gain acquisition
US8854752B2 (en) 2011-05-03 2014-10-07 Lsi Corporation Systems and methods for track width determination
US8762440B2 (en) 2011-07-11 2014-06-24 Lsi Corporation Systems and methods for area efficient noise predictive filter calibration
US9112538B2 (en) 2013-03-13 2015-08-18 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for loop feedback
US8848776B1 (en) 2013-03-25 2014-09-30 Lsi Corporation Systems and methods for multi-dimensional signal equalization
US8929010B1 (en) 2013-08-21 2015-01-06 Lsi Corporation Systems and methods for loop pulse estimation

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355261A (en) * 1993-12-20 1994-10-11 Guzik Technical Enterprises, Inc. Method and apparatus for measuring error rate of magnetic recording devices having a partial response maximum likelihood data detection channel
KR100269169B1 (ko) * 1995-08-25 2000-10-16 윤종용 하드 디스크 드라이브에서의 스큐 최적화 방법

Also Published As

Publication number Publication date
US6134691A (en) 2000-10-17

Similar Documents

Publication Publication Date Title
JPH11250407A (ja) Ｎｌｔｓ補正回路
US6721114B1 (en) Precompensation circuit for magnetic recording
KR100385405B1 (ko) 펄스 폭 제어 회로
JPH11250408A (ja) 遅延量校正回路及び方法
JP2004139678A (ja) イベントのタイミング調整方法および装置
KR100318842B1 (ko) 디지털위상제어루프에서의주파수검출방법
JP3547984B2 (ja) パルス幅制御回路及びディスク記録制御回路
JP4651804B2 (ja) 半導体試験装置
JP3547983B2 (ja) パルス幅制御回路及びディスク記録制御回路
US6573763B2 (en) Waveform generation apparatus and waveform generation method
US6721256B2 (en) Phase detection using sampled data
JP3950722B2 (ja) 磁気ディスクまたは磁気ヘッドの検査装置および検査方法
JP2000276736A (ja) 光ディスクに対する情報記録装置及び情報記録方法
JP3843104B2 (ja) パルス幅制御回路
KR100484133B1 (ko) 링 오실레이터를 이용한 광기록매체 기록 펄스 발생 장치및 방법
US7523154B2 (en) Write compensation circuit and signal interpolation circuit of recording device
JP3843103B2 (ja) パルス幅制御回路
KR102835062B1 (ko) 클럭 위상 캘리브레이션 장치 및 방법
US12470222B2 (en) Digital duty cycle calibration
US6519218B2 (en) Receiving apparatus and method of same, recording apparatus and method of same, and data recording system
US20050246141A1 (en) Multiphase waveform generator capable of performing phase calibration and related phase calibration method
JP3778554B2 (ja) 記録パルス発生装置
US20070297307A1 (en) Write Correction Circuit and Write Correction Method
JP4395988B2 (ja) パルス幅制御回路及びこのパルス幅制御回路を用いた光ディスク用記録補償回路
US7184231B1 (en) Precompensation circuit for magnetic recording

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20040217

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050222

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050222

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20060511