JPH11184555A5 - - Google Patents

Info

Publication number
JPH11184555A5
JPH11184555A5 JP1998154541A JP15454198A JPH11184555A5 JP H11184555 A5 JPH11184555 A5 JP H11184555A5 JP 1998154541 A JP1998154541 A JP 1998154541A JP 15454198 A JP15454198 A JP 15454198A JP H11184555 A5 JPH11184555 A5 JP H11184555A5
Authority
JP
Japan
Prior art keywords
clock signal
base
frequency
storage device
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1998154541A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11184555A (ja
Filing date
Publication date
Priority claimed from US08/989,986 external-priority patent/US6070248A/en
Application filed filed Critical
Publication of JPH11184555A publication Critical patent/JPH11184555A/ja
Publication of JPH11184555A5 publication Critical patent/JPH11184555A5/ja
Pending legal-status Critical Current

Links

JP10154541A 1997-12-12 1998-06-03 ベース周波数を有するベースクロック信号から電子装置のための基準周波数を有する基準クロック信号を発生するクロック信号発生器およびその方法 Pending JPH11184555A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/989,986 US6070248A (en) 1997-12-12 1997-12-12 Generation of a stable reference clock frequency from a base clock frequency that may vary depending on source
US08/989986 1997-12-12

Publications (2)

Publication Number Publication Date
JPH11184555A JPH11184555A (ja) 1999-07-09
JPH11184555A5 true JPH11184555A5 (https=) 2005-10-06

Family

ID=25535628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10154541A Pending JPH11184555A (ja) 1997-12-12 1998-06-03 ベース周波数を有するベースクロック信号から電子装置のための基準周波数を有する基準クロック信号を発生するクロック信号発生器およびその方法

Country Status (3)

Country Link
US (1) US6070248A (https=)
JP (1) JPH11184555A (https=)
GB (1) GB2332577B (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6311284B1 (en) * 1999-03-15 2001-10-30 Advanced Micro Devices, Inc. Using an independent clock to coordinate access to registers by a peripheral device and a host system
JP4390353B2 (ja) * 2000-04-12 2009-12-24 株式会社ルネサステクノロジ クロック生成方法およびクロック生成回路
US6470032B2 (en) * 2001-03-20 2002-10-22 Alloptic, Inc. System and method for synchronizing telecom-related clocks in ethernet-based passive optical access network
JP2002328743A (ja) * 2001-05-07 2002-11-15 Oki Electric Ind Co Ltd クロック信号発生回路
TW561353B (en) * 2002-02-05 2003-11-11 Via Tech Inc Automatic reset signal generator integrated into chipset and chipset with reset completion indication function
US7844690B1 (en) 2003-01-24 2010-11-30 Douglas Durham Systems and methods for creation and use of a virtual protocol analyzer
US7804852B1 (en) * 2003-01-24 2010-09-28 Douglas Durham Systems and methods for definition and use of a common time base in multi-protocol environments
US7471753B2 (en) * 2005-02-01 2008-12-30 Credence Systems Corporation Serializer clock synthesizer
US8164368B2 (en) 2005-04-19 2012-04-24 Micron Technology, Inc. Power savings mode for memory systems
US8089318B2 (en) 2008-10-17 2012-01-03 Marvell World Trade Ltd. Methods, algorithms, circuits, and systems for determining a reference clock frequency and/or locking a loop oscillator
CN104426645A (zh) * 2013-09-02 2015-03-18 华为技术有限公司 确定以太时钟源的方法和装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2246455A (en) * 1990-07-23 1992-01-29 Philips Electronic Associated Altering the rate at which digital circuitry operates
US5095280A (en) * 1990-11-26 1992-03-10 Integrated Circuit Systems, Inc. Dual dot clock signal generator
US5794021A (en) * 1994-11-02 1998-08-11 Advanced Micro Devices, Inc. Variable frequency clock generation circuit using aperiodic patterns
EP0721157A1 (en) * 1994-12-12 1996-07-10 Advanced Micro Devices, Inc. Microprocessor with selectable clock frequency
US5771373A (en) * 1994-12-22 1998-06-23 Texas Instruments Incorporated Power management masked clock circuitry, systems and methods
US5903746A (en) * 1996-11-04 1999-05-11 Texas Instruments Incorporated Apparatus and method for automatically sequencing clocks in a data processing system when entering or leaving a low power state
US5790609A (en) * 1996-11-04 1998-08-04 Texas Instruments Incorporated Apparatus for cleanly switching between various clock sources in a data processing system

Similar Documents

Publication Publication Date Title
US6687320B1 (en) Phase lock loop (PLL) clock generator with programmable skew and frequency
US6934674B1 (en) Clock generation and distribution in an emulation system
JPH11184555A5 (https=)
US6040725A (en) Dynamically configurable variable frequency and duty cycle clock and signal generation
JPS6211921A (ja) 異種コンピユ−タ相互間の周波数変換システム
KR20030081374A (ko) 디지털 주파수 곱셈기
GB2047999A (en) Digital waveform generating apparatus
US6070248A (en) Generation of a stable reference clock frequency from a base clock frequency that may vary depending on source
JPS60233741A (ja) デジタル・パタ−ン発生器
KR100431805B1 (ko) 단일 칩 시스템의 클럭신호 발생회로 및 방법
JP3536426B2 (ja) 波形発生器
JP2007202151A (ja) ビット長のカウンタを備えた非同期式シリアルデータ伝送用の集積回路
CN118708017B (zh) 一种直接数字频率合成电路及其控制方法
JPH11102231A (ja) タイミング発生装置及びタイミング発生方法
JP3952916B2 (ja) 波形データ処理装置
JPS63142715A (ja) 従属同期回路
JP2006165931A (ja) 分周回路および通信装置
KR910004051B1 (ko) 주파수 단순 가변회로를 이용한 음 발생회로
KR930004260B1 (ko) 퍼스널 컴퓨터를 이용한 n비트 디지탈 펄스 발생장치
RU1792542C (ru) Устройство дл формировани базисно-тригонометрических функций
CN112928991A (zh) 一种多相集合数字正弦波发生器及集成电路
JP2004021204A (ja) 楽音形成回路
KR970062855A (ko) 신호 처리 장치
JP2004012175A (ja) Ｐｌｌ内蔵回路の評価方法、ｐｌｌ内蔵回路の評価システム、及びｐｌｌ内蔵回路
KR20060041093A (ko) 통합 네트워크 인터페이스 장치 및 그 운용 방법