JPH11150469A5 - - Google Patents
Info
- Publication number
- JPH11150469A5 JPH11150469A5 JP1998173363A JP17336398A JPH11150469A5 JP H11150469 A5 JPH11150469 A5 JP H11150469A5 JP 1998173363 A JP1998173363 A JP 1998173363A JP 17336398 A JP17336398 A JP 17336398A JP H11150469 A5 JPH11150469 A5 JP H11150469A5
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- node
- power supply
- output
- conductive wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17336398A JP3967002B2 (ja) | 1997-09-11 | 1998-06-19 | 半導体集積回路 |
| US09/149,050 US6087885A (en) | 1997-09-11 | 1998-09-08 | Semiconductor device allowing fast and stable transmission of signals |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9-246643 | 1997-09-11 | ||
| JP24664397 | 1997-09-11 | ||
| JP17336398A JP3967002B2 (ja) | 1997-09-11 | 1998-06-19 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11150469A JPH11150469A (ja) | 1999-06-02 |
| JPH11150469A5 true JPH11150469A5 (enExample) | 2005-10-13 |
| JP3967002B2 JP3967002B2 (ja) | 2007-08-29 |
Family
ID=26495370
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17336398A Expired - Fee Related JP3967002B2 (ja) | 1997-09-11 | 1998-06-19 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3967002B2 (enExample) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4822572B2 (ja) * | 1999-09-02 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| JP4504536B2 (ja) * | 2000-08-29 | 2010-07-14 | ルネサスエレクトロニクス株式会社 | 出力制御装置及び出力制御方法 |
| US6496044B1 (en) * | 2001-12-13 | 2002-12-17 | Xilinx, Inc. | High-speed output circuit with low voltage capability |
| KR100607168B1 (ko) * | 2002-01-21 | 2006-08-01 | 삼성전자주식회사 | 1/2 전원전압 발생회로 및 이를 이용한 반도체 메모리 장치 |
| JP3989358B2 (ja) | 2002-11-13 | 2007-10-10 | 株式会社日立製作所 | 半導体集積回路装置および電子システム |
| US7292088B2 (en) * | 2004-05-19 | 2007-11-06 | International Rectifier Corporation | Gate driver output stage with bias circuit for high and wide operating voltage range |
| JP4795670B2 (ja) * | 2004-06-18 | 2011-10-19 | 三星電子株式会社 | 共有ディカップリングキャパシタンス |
| US9071243B2 (en) * | 2011-06-30 | 2015-06-30 | Silicon Image, Inc. | Single ended configurable multi-mode driver |
| JP5408274B2 (ja) * | 2012-02-20 | 2014-02-05 | 富士通セミコンダクター株式会社 | 半導体出力回路及び外部出力信号生成方法並びに半導体装置 |
| US9374004B2 (en) * | 2013-06-28 | 2016-06-21 | Intel Corporation | I/O driver transmit swing control |
| US20160162214A1 (en) * | 2014-12-08 | 2016-06-09 | James A McCall | Adjustable low swing memory interface |
| JP6616953B2 (ja) * | 2015-03-30 | 2019-12-04 | ラピスセミコンダクタ株式会社 | 信号出力回路 |
| US9793882B1 (en) * | 2016-12-05 | 2017-10-17 | Texas Instruments Incorporated | Voltage clamp circuit |
| US10903145B2 (en) * | 2017-11-02 | 2021-01-26 | Microchip Technology Incorporated | Symmetric input circuitry for IC in two-pin package |
| JP7717077B2 (ja) * | 2020-09-07 | 2025-08-01 | ソニーセミコンダクタソリューションズ株式会社 | 制御回路および駆動回路 |
-
1998
- 1998-06-19 JP JP17336398A patent/JP3967002B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11150469A5 (enExample) | ||
| KR100226203B1 (ko) | 복수의 내부강압회로를 가지는 반도체 집적회로장치 | |
| JP6843648B2 (ja) | 半導体基板、液体吐出ヘッド及び記録装置 | |
| US20020000583A1 (en) | System with meshed power and signal buses on cell array | |
| US20010009383A1 (en) | Semiconductor integrated circuit and its fabrication method | |
| JP2002522871A (ja) | 論理プロセスに組み入れられたdram用のチップ上でのワード線電圧発生 | |
| KR19990045326A (ko) | 기준 전압을 사용한 음전압의 발생 회로 | |
| US6396087B1 (en) | Semiconductor integrated circuit | |
| US6529399B1 (en) | Semiconductor device realized by using partial SOI technology | |
| JP2004021871A (ja) | 半導体集積回路装置 | |
| JP2018134810A (ja) | 記録素子基板、液体吐出ヘッド及び記録装置 | |
| US6521951B2 (en) | Semiconductor circuit device with improved surge resistance | |
| KR102351910B1 (ko) | 반도체 회로 배치를 위한 장치 및 방법 | |
| US4899308A (en) | High density ROM in a CMOS gate array | |
| JP2003243538A5 (enExample) | ||
| US6815742B2 (en) | System with meshed power and signal buses on cell array | |
| CN101038921B (zh) | 半导体存储器装置 | |
| US6697278B2 (en) | Semiconductor memory device | |
| JP3294590B2 (ja) | 半導体装置 | |
| KR100600461B1 (ko) | 반도체 장치 | |
| US11948620B2 (en) | Semiconductor device having power control circuit | |
| JP3524531B2 (ja) | 半導体装置 | |
| US10896718B2 (en) | Multilayered network of power supply lines | |
| US11538382B2 (en) | Driving integrated circuit for display | |
| JP2005101522A (ja) | 半導体集積回路装置 |