JPH11144451A5 - - Google Patents

Info

Publication number
JPH11144451A5
JPH11144451A5 JP1997302842A JP30284297A JPH11144451A5 JP H11144451 A5 JPH11144451 A5 JP H11144451A5 JP 1997302842 A JP1997302842 A JP 1997302842A JP 30284297 A JP30284297 A JP 30284297A JP H11144451 A5 JPH11144451 A5 JP H11144451A5
Authority
JP
Japan
Prior art keywords
address
data
page
diagonal
pages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1997302842A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11144451A (ja
JP4215844B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP30284297A priority Critical patent/JP4215844B2/ja
Priority claimed from JP30284297A external-priority patent/JP4215844B2/ja
Priority to US09/185,685 priority patent/US6115323A/en
Publication of JPH11144451A publication Critical patent/JPH11144451A/ja
Publication of JPH11144451A5 publication Critical patent/JPH11144451A5/ja
Application granted granted Critical
Publication of JP4215844B2 publication Critical patent/JP4215844B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP30284297A 1997-11-05 1997-11-05 半導体記憶装置 Expired - Fee Related JP4215844B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP30284297A JP4215844B2 (ja) 1997-11-05 1997-11-05 半導体記憶装置
US09/185,685 US6115323A (en) 1997-11-05 1998-11-04 Semiconductor memory device for storing data with efficient page access of data lying in a diagonal line of a two-dimensional data construction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30284297A JP4215844B2 (ja) 1997-11-05 1997-11-05 半導体記憶装置

Publications (3)

Publication Number Publication Date
JPH11144451A JPH11144451A (ja) 1999-05-28
JPH11144451A5 true JPH11144451A5 (enExample) 2005-07-07
JP4215844B2 JP4215844B2 (ja) 2009-01-28

Family

ID=17913761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30284297A Expired - Fee Related JP4215844B2 (ja) 1997-11-05 1997-11-05 半導体記憶装置

Country Status (2)

Country Link
US (1) US6115323A (enExample)
JP (1) JP4215844B2 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4535563B2 (ja) * 2000-04-28 2010-09-01 ルネサスエレクトロニクス株式会社 半導体記憶装置
US6853382B1 (en) 2000-10-13 2005-02-08 Nvidia Corporation Controller for a memory system having multiple partitions
US7573939B2 (en) 2002-01-11 2009-08-11 Sony Corporation Memory cell circuit, memory device, motion vector detection device, and motion compensation prediction coding device
CN101118317B (zh) 2002-02-27 2010-11-03 Cdm光学有限公司 波前编码成像系统的优化图像处理
JP2003263650A (ja) * 2002-03-12 2003-09-19 Sony Corp 画像処理装置およびその方法
EP1609153B1 (en) * 2003-03-20 2007-01-10 Koninklijke Philips Electronics N.V. Simultaneous reading from and writing to different memory cells
US7286134B1 (en) 2003-12-17 2007-10-23 Nvidia Corporation System and method for packing data in a tiled graphics memory
US7420568B1 (en) 2003-12-17 2008-09-02 Nvidia Corporation System and method for packing data in different formats in a tiled graphics memory
US6999088B1 (en) * 2003-12-23 2006-02-14 Nvidia Corporation Memory system having multiple subpartitions
JP2005267719A (ja) * 2004-03-17 2005-09-29 Sanyo Electric Co Ltd 符号化装置
US7227548B2 (en) * 2004-05-07 2007-06-05 Valve Corporation Method and system for determining illumination of models using an ambient cube
KR100682174B1 (ko) 2005-05-18 2007-02-13 주식회사 하이닉스반도체 반도체 메모리 장치의 페이지 액세스 회로
JP2007095222A (ja) * 2005-09-30 2007-04-12 Eastman Kodak Co 半導体メモリ及びそのメモリコントローラ
JP2009238323A (ja) * 2008-03-27 2009-10-15 Fujitsu Microelectronics Ltd 半導体記憶装置、画像処理システムおよび画像処理方法
US8319783B1 (en) 2008-12-19 2012-11-27 Nvidia Corporation Index-based zero-bandwidth clears
US8330766B1 (en) 2008-12-19 2012-12-11 Nvidia Corporation Zero-bandwidth clears
US9910790B2 (en) * 2013-12-12 2018-03-06 Intel Corporation Using a memory address to form a tweak key to use to encrypt and decrypt data
US11403173B2 (en) * 2015-04-30 2022-08-02 Marvell Israel (M.I.S.L) Ltd. Multiple read and write port memory
US10817420B2 (en) * 2018-10-30 2020-10-27 Arm Limited Apparatus and method to access a memory location

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0757002B2 (ja) * 1982-10-05 1995-06-14 キヤノン株式会社 画像処理装置
ES2083178T3 (es) * 1991-04-24 1996-04-01 Michael Sussman Amplificador digital de documentos.
JP3394067B2 (ja) * 1993-04-13 2003-04-07 株式会社日立国際電気 画像発生装置
US5638128A (en) * 1994-11-08 1997-06-10 General Instrument Corporation Of Delaware Pixel interpolation filters for video decompression processor

Similar Documents

Publication Publication Date Title
JPH11144451A5 (enExample)
JP4215844B2 (ja) 半導体記憶装置
US5561777A (en) Process for sequentially reading a page from an image memory in either of two directions
US5111192A (en) Method to rotate a bitmap image 90 degrees
US5293596A (en) Multidimensional address generator and a system for controlling the generator
KR960012002A (ko) 반도체 메모리와 그 사용방법, 컬럼 디코더 및 화상 프로세서
Park Multiaccess memory system for attached SIMD computer
JPH05282437A (ja) 画像回転回路
US5613018A (en) Page buffer rotator
JP3151788B2 (ja) 矩形原画像の回転方法
CN114300008A (zh) 一种动态可重构的ram读写方式
KR100297716B1 (ko) 높은멀티비트자유도의반도체메모리장치
JPH11250660A (ja) メモリデバイスおよび該メモリデバイスのアドレッシング方法
JPH05307600A (ja) データの読込及び読出回路
JP2932790B2 (ja) ダイナミック型ランダムアクセスメモリ装置
JPH02148237A (ja) データのブロツクを記憶させ且つ操作を加えるための方法
KR20140049448A (ko) 랜덤화된 데이터를 저장하는 ｄｒａｍ 및 이의 동작 방법
JPH0233158B2 (enExample)
JPH0234396B2 (enExample)
JPH061449B2 (ja) 画像編集用イメ−ジメモリ
US7457937B1 (en) Method and system for implementing low overhead memory access in transpose operations
US6392947B1 (en) Semiconductor memory device
JPH06324935A (ja) アドレス発生器およびアドレス発生システム
JPH05204744A (ja) ２次元配列データアクセス装置
JP2022164244A (ja) メモリアクセス制御装置