JPH10173169A - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法Info
- Publication number
- JPH10173169A JPH10173169A JP8335709A JP33570996A JPH10173169A JP H10173169 A JPH10173169 A JP H10173169A JP 8335709 A JP8335709 A JP 8335709A JP 33570996 A JP33570996 A JP 33570996A JP H10173169 A JPH10173169 A JP H10173169A
- Authority
- JP
- Japan
- Prior art keywords
- film
- oxide film
- metal oxide
- conductive metal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8335709A JPH10173169A (ja) | 1996-12-16 | 1996-12-16 | 半導体装置及びその製造方法 |
| US08/988,554 US6214724B1 (en) | 1996-12-16 | 1997-12-11 | Semiconductor device and manufacturing method therefor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8335709A JPH10173169A (ja) | 1996-12-16 | 1996-12-16 | 半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10173169A true JPH10173169A (ja) | 1998-06-26 |
| JPH10173169A5 JPH10173169A5 (enExample) | 2004-11-25 |
Family
ID=18291610
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8335709A Pending JPH10173169A (ja) | 1996-12-16 | 1996-12-16 | 半導体装置及びその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6214724B1 (enExample) |
| JP (1) | JPH10173169A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010059854A (ko) * | 1999-12-30 | 2001-07-06 | 박종섭 | 반도체장치 및 그 제조방법 |
| JP2007103549A (ja) * | 2005-10-03 | 2007-04-19 | Fujitsu Ltd | 半導体装置およびその製造方法 |
| KR100743618B1 (ko) * | 2000-12-29 | 2007-07-27 | 주식회사 하이닉스반도체 | 반도체 소자의 게이트 및 그 제조방법 |
| JP2008529274A (ja) * | 2005-01-26 | 2008-07-31 | フリースケール セミコンダクター インコーポレイテッド | Cmosプロセス用金属ゲート・トランジスタ及びその製造方法 |
| WO2011043116A1 (ja) * | 2009-10-05 | 2011-04-14 | 住友電気工業株式会社 | 半導体装置 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7245018B1 (en) * | 1999-06-22 | 2007-07-17 | Semiconductor Energy Laboratory Co., Ltd. | Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof |
| JP2002260951A (ja) * | 2000-12-28 | 2002-09-13 | Denso Corp | 積層型誘電素子及びその製造方法,並びに電極用ペースト材料 |
| US6762090B2 (en) * | 2001-09-13 | 2004-07-13 | Hynix Semiconductor Inc. | Method for fabricating a capacitor |
| US7019351B2 (en) * | 2003-03-12 | 2006-03-28 | Micron Technology, Inc. | Transistor devices, and methods of forming transistor devices and circuit devices |
| US7297602B2 (en) * | 2003-09-09 | 2007-11-20 | Sharp Laboratories Of America, Inc. | Conductive metal oxide gate ferroelectric memory transistor |
| US7378286B2 (en) * | 2004-08-20 | 2008-05-27 | Sharp Laboratories Of America, Inc. | Semiconductive metal oxide thin film ferroelectric memory transistor |
| KR20250150667A (ko) | 2010-02-26 | 2025-10-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| US20140269046A1 (en) * | 2013-03-15 | 2014-09-18 | Micron Technology, Inc. | Apparatuses and methods for use in selecting or isolating memory cells |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5358892A (en) * | 1993-02-11 | 1994-10-25 | Micron Semiconductor, Inc. | Etch stop useful in avoiding substrate pitting with poly buffered locos |
| US5472904A (en) * | 1994-03-02 | 1995-12-05 | Micron Technology, Inc. | Thermal trench isolation |
| KR0135691B1 (ko) * | 1994-07-20 | 1998-04-22 | 김주용 | 트랜지스터 및 그 제조방법 |
-
1996
- 1996-12-16 JP JP8335709A patent/JPH10173169A/ja active Pending
-
1997
- 1997-12-11 US US08/988,554 patent/US6214724B1/en not_active Expired - Lifetime
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010059854A (ko) * | 1999-12-30 | 2001-07-06 | 박종섭 | 반도체장치 및 그 제조방법 |
| KR100743618B1 (ko) * | 2000-12-29 | 2007-07-27 | 주식회사 하이닉스반도체 | 반도체 소자의 게이트 및 그 제조방법 |
| JP2008529274A (ja) * | 2005-01-26 | 2008-07-31 | フリースケール セミコンダクター インコーポレイテッド | Cmosプロセス用金属ゲート・トランジスタ及びその製造方法 |
| JP2007103549A (ja) * | 2005-10-03 | 2007-04-19 | Fujitsu Ltd | 半導体装置およびその製造方法 |
| WO2011043116A1 (ja) * | 2009-10-05 | 2011-04-14 | 住友電気工業株式会社 | 半導体装置 |
| US8963163B2 (en) | 2009-10-05 | 2015-02-24 | Sumitomo Electric Industries, Ltd. | Semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| US6214724B1 (en) | 2001-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6198144B1 (en) | Passivation of sidewalls of a word line stack | |
| JP3128811B2 (ja) | 半導体装置の製造方法 | |
| US4707723A (en) | Semiconductor device using a refractory metal as an electrode and interconnection | |
| JP3232043B2 (ja) | 半導体装置の製造方法 | |
| US7256137B2 (en) | Method of forming contact plug on silicide structure | |
| US20020111018A1 (en) | Method for forming metal silicide layer | |
| JPH10173169A (ja) | 半導体装置及びその製造方法 | |
| JP3953726B2 (ja) | 面取りが形成された金属シリサイド層を備えた半導体素子の製造方法 | |
| CN110709966A (zh) | 使用保护盖层蚀刻含铂薄膜 | |
| JP2004214663A (ja) | 金属電極を有するキャパシター製造方法 | |
| JP2000100749A (ja) | 半導体装置および半導体装置の製造方法 | |
| US20040102041A1 (en) | Method of manufacturing semiconductor device with capacitor electrode | |
| JPH1064843A (ja) | Pt膜の蝕刻方法及びこれを用いたPt−ポリシリコンゲートの形成方法 | |
| US6365481B1 (en) | Isotropic resistor protect etch to aid in residue removal | |
| US20010033023A1 (en) | Semiconductor device and method of manufacturing the same | |
| JP3651112B2 (ja) | 配線形成方法 | |
| JPH0888329A (ja) | 半導体装置の製造方法 | |
| JP3660474B2 (ja) | 半導体装置の製造方法 | |
| JPH0837145A (ja) | 半導体集積回路装置の製造方法 | |
| JPH06208968A (ja) | 半導体装置の製造方法 | |
| CN101399221A (zh) | 降低接触电阻的接触窗的制造方法 | |
| TW202443793A (zh) | 半導體裝置及其製造方法 | |
| JP2002110790A (ja) | 半導体装置及びその製造方法 | |
| JPH0897219A (ja) | 導電体の形成方法 | |
| JPH03131032A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040506 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061219 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070214 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070313 |