JPH09505430A - 再構成可能なプログラム状態語を有するマイクロコントローラ - Google Patents
再構成可能なプログラム状態語を有するマイクロコントローラInfo
- Publication number
- JPH09505430A JPH09505430A JP8510028A JP51002896A JPH09505430A JP H09505430 A JPH09505430 A JP H09505430A JP 8510028 A JP8510028 A JP 8510028A JP 51002896 A JP51002896 A JP 51002896A JP H09505430 A JPH09505430 A JP H09505430A
- Authority
- JP
- Japan
- Prior art keywords
- register
- microcontroller
- psw
- bit
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012546 transfer Methods 0.000 claims abstract description 20
- 238000012545 processing Methods 0.000 claims description 5
- 230000002093 peripheral effect Effects 0.000 description 13
- 238000013500 data storage Methods 0.000 description 5
- 230000007547 defect Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30094—Condition code generation, e.g. Carry, Zero flag
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Microcomputers (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.1個の第1のフォーマットを有するプログラム状態語(PSW)の状態ビットを 保持するよう動作する1個のプログラム状態語レジスタ(44)を含む1個のマイク ロコントローラにおいて、 − 上記プログラム状態語(PSW)レジスタは上記第1のフォーマットとは異な る第2のフォーマットを有する別のプログラム状態語の状態ビットをも保持 することができ;また − 上記マイクロコントローラは、選択・転送手段(22,214,218,220,222,224 ;244,250,252,256,258,260,262)を含み、該選択・転送手段は上記レジスタ と結合して、状態ビットを選択的に転送してレジスタに出及び入り、もしく は出又は入りをさせるようにできる; ことを特徴とするマイクロコントローラ。 2.請求項1に記載のマイクロコントローラにおいて、レジスタの上で実行され る読取り動作の間に、選択・転送手段がレジスタから複数のビットを並列に転送 できることを特徴とするマイクロコントローラ。 3.請求項1に記載のマイクロコントローラにおいて、レジスタの上で実行され る書込み動作の間に、選択・転送手段がレジスタにあるビットの中の、少なくと も1つの単一の特定ビットを修正できることを特徴とするマイクロコントローラ 。 4.請求項1ないし3のうちのいずれか1項に記載のマイクロコントローラにお いて、 − 上記選択・転送手段は1個の番地を受信することができ、また、 − 上記選択・転送手段は − 上記番地が上記第1フォーマットと第2フォーマットのうちの何れの フォーマットを有するプログラム状態語を参照しているかを検出できる 符号器(214);及び − 上記符号器の制御の下で、レジスタに対して、またはレジスタから、 1個またはそれ以上のビットを選択・転送できる1個のマルチプレクサ (218;244,256,266,278); を含む ことを特徴とするマイクロコントローラ。 5.1個のマイクロコントローラにおいて、 − 複数のそれぞれ異なるフォーマットのそれぞれのプログラム状態語(PSW) を格納できるプログラム状態語レジスタ(44)を含み; − マイクロ符号動作を実行し、各プログラム状態語のうち特定の1個に関連 する1個の番地を供給し、上記PSW レジスタの中に書込むべき1ビットを条 件付で供給できるような処理ユニット(60)を含み; − 上記処理ユニットに接続され上記番地の転送ができるバス・インタフェイ ス(22)を含み; − 上記バス・インタフェイスと接続されて上記番地とビットを運ぶことがで きるバス手段(212,216)を含み; − 上記PSW レジスタとバス手段に接続されて、上記番地の制御の下で上記ビ ットを上記バス手段から受信して PSWレジスタに転送できる1個の書込み回 路(244,252,256,258,260,262)を含み;また − 上記PSW レジスタとバス手段に接続されて、上記番地の制御の下で複数ビ ットを上記レジスタから上記バス手段に並列に転送できる1個の読取り回路 (218,220,222,224)を含む; ことを特徴とするマイクロコントローラ。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/308,058 | 1994-09-16 | ||
US08/308,058 US5664156A (en) | 1994-09-16 | 1994-09-16 | Microcontroller with a reconfigurable program status word |
PCT/IB1995/000688 WO1996008764A2 (en) | 1994-09-16 | 1995-08-24 | Microcontroller with a reconfigurable program status word |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09505430A true JPH09505430A (ja) | 1997-05-27 |
JP3705811B2 JP3705811B2 (ja) | 2005-10-12 |
Family
ID=23192363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP51002896A Expired - Lifetime JP3705811B2 (ja) | 1994-09-16 | 1995-08-24 | 再構成可能なプログラム状態語を有するマイクロコントローラ |
Country Status (8)
Country | Link |
---|---|
US (1) | US5664156A (ja) |
EP (1) | EP0729606B1 (ja) |
JP (1) | JP3705811B2 (ja) |
KR (1) | KR100385493B1 (ja) |
CN (1) | CN1135800A (ja) |
DE (1) | DE69525522T2 (ja) |
TW (1) | TW274601B (ja) |
WO (1) | WO1996008764A2 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19819569B4 (de) * | 1998-04-30 | 2005-09-22 | Siemens Ag | Elektronischer Schaltkreis für die Umwandlung von Daten |
US6801995B1 (en) * | 1998-08-04 | 2004-10-05 | Agere Systems, Inc. | Method for optimally encoding a set of instruction codes for a digital processor having a plurality of instruction selectable resource types and an associated optimized set of instruction codes |
JP2000222208A (ja) * | 1999-01-29 | 2000-08-11 | Mitsubishi Electric Corp | 情報処理装置、命令割当て制御方法、命令割当て制御装置および命令割当て制御プログラムを記録したコンピュータで読取り可能な記録媒体 |
US6507881B1 (en) * | 1999-06-10 | 2003-01-14 | Mediatek Inc. | Method and system for programming a peripheral flash memory via an IDE bus |
US7022597B2 (en) * | 2004-07-16 | 2006-04-04 | Tekcore Co., Ltd. | Method for manufacturing gallium nitride based transparent conductive oxidized film ohmic electrodes |
TW200636471A (en) * | 2005-04-01 | 2006-10-16 | Mediatek Inc | Method of parallel programmable memory and the system thereof |
US20100199118A1 (en) * | 2009-02-03 | 2010-08-05 | Atmel Corporation | Microcontroller with compatibility mode |
US8510569B2 (en) * | 2009-12-16 | 2013-08-13 | Intel Corporation | Providing integrity verification and attestation in a hidden execution environment |
US8751905B2 (en) * | 2011-09-16 | 2014-06-10 | Avalanche Technology, Inc. | Memory with on-chip error correction |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4259718A (en) * | 1977-03-10 | 1981-03-31 | Digital Equipment Corporation | Processor for a data processing system |
US4204252A (en) * | 1978-03-03 | 1980-05-20 | Digital Equipment Corporation | Writeable control store for use in a data processing system |
US4167779A (en) * | 1978-03-10 | 1979-09-11 | Digital Equipment Corporation | Diagnostic apparatus in a data processing system |
US4315321A (en) * | 1978-06-16 | 1982-02-09 | The Kardios Systems Corporation | Method and apparatus for enhancing the capabilities of a computing system |
US4456954A (en) * | 1981-06-15 | 1984-06-26 | International Business Machines Corporation | Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations |
JPS6017539A (ja) * | 1983-07-11 | 1985-01-29 | Hitachi Ltd | エミユレ−シヨン方式 |
NL8602849A (nl) * | 1986-11-11 | 1988-06-01 | Philips Nv | Inrichting voor het emuleren van een microcontroller, middels gebruik maken van een moedermicrocontroller en een dochtermicrocontroller, moedermicrocontroller, respektievelijk dochtermicrocontroller voor gebruik in zo een inrichting, geintegreerde schakeling voor gebruik in zo een dochtermicrocontroller en microcontroller bevattende zo een geintegreerde schakeling. |
JPH0212432A (ja) * | 1988-06-30 | 1990-01-17 | Nec Corp | データ処理装置 |
US5317750A (en) * | 1988-12-23 | 1994-05-31 | Intel Corporation | Microcontroller peripheral expansion bus for access to internal special function registers |
US5278973A (en) * | 1989-03-27 | 1994-01-11 | Unisys Corporation | Dual operating system computer |
JPH0338724A (ja) * | 1989-07-06 | 1991-02-19 | Fujitsu Ltd | 複数の浮動小数点形式の演算を行う情報処理装置 |
US5446865A (en) * | 1990-03-13 | 1995-08-29 | At&T Corp. | Processor adapted for sharing memory with more than one type of processor |
US5327571A (en) * | 1990-04-03 | 1994-07-05 | Advanced Micro Devices, Inc. | Processor having decoder for decoding unmodified instruction set for addressing register to read or write in parallel or serially shift in from left or right |
KR950004453B1 (ko) * | 1990-09-07 | 1995-05-01 | 니뽄 덴끼 가부시끼가이샤 | 한 레지스터의 내용을 다른 레지스터에 카피하는 레지스터 회로 |
US5345567A (en) * | 1991-06-10 | 1994-09-06 | International Business Machines Corporation | System and method for modifying program status word system mask, system access key, and address space code with overlap enabled |
JPH05346871A (ja) * | 1992-06-15 | 1993-12-27 | Toshiba Corp | 異種計算機命令の疑似実行方法および装置 |
-
1994
- 1994-09-16 US US08/308,058 patent/US5664156A/en not_active Expired - Lifetime
-
1995
- 1995-08-24 DE DE69525522T patent/DE69525522T2/de not_active Expired - Lifetime
- 1995-08-24 CN CN95190889A patent/CN1135800A/zh active Pending
- 1995-08-24 WO PCT/IB1995/000688 patent/WO1996008764A2/en active IP Right Grant
- 1995-08-24 JP JP51002896A patent/JP3705811B2/ja not_active Expired - Lifetime
- 1995-08-24 KR KR1019960702579A patent/KR100385493B1/ko not_active IP Right Cessation
- 1995-08-24 EP EP95927914A patent/EP0729606B1/en not_active Expired - Lifetime
- 1995-10-09 TW TW084110620A patent/TW274601B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1996008764A2 (en) | 1996-03-21 |
TW274601B (ja) | 1996-04-21 |
WO1996008764A3 (en) | 1996-05-30 |
US5664156A (en) | 1997-09-02 |
EP0729606A1 (en) | 1996-09-04 |
DE69525522D1 (de) | 2002-03-28 |
KR100385493B1 (ko) | 2003-08-19 |
JP3705811B2 (ja) | 2005-10-12 |
KR960706123A (ko) | 1996-11-08 |
EP0729606B1 (en) | 2002-02-20 |
DE69525522T2 (de) | 2002-10-02 |
CN1135800A (zh) | 1996-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6223279B1 (en) | Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM | |
JP2539199B2 (ja) | デジタルプロセッサ制御装置 | |
EP0476722B1 (en) | Data processing system | |
NO324825B1 (no) | Atte-bit mikroprosessor med RISC-arkitektur | |
JP4226085B2 (ja) | マイクロプロセッサ及びマルチプロセッサシステム | |
JP2001504959A (ja) | Riscアーキテクチャを有する8ビットマイクロコントローラ | |
JPH09505430A (ja) | 再構成可能なプログラム状態語を有するマイクロコントローラ | |
US5680632A (en) | Method for providing an extensible register in the first and second data processing systems | |
JPS6015708A (ja) | ストア−ド・プログラム式制御装置 | |
JPH09505429A (ja) | リード−モディファイ−ライト動作中におけるレジスタの状態保護 | |
JP2000194551A (ja) | フラッシュメモリ書換え回路 | |
JPH0969064A (ja) | 外部メモリーシステム | |
JP2004535642A (ja) | 記憶装置におけるアドレス指定のための中央処理装置の制御方法および制御装置 | |
JP3206960B2 (ja) | 拡張中央演算処理装置 | |
EP0915416B1 (en) | System for allowing a two word instruction to be executed in a single cycle and method therefor | |
JPS6362778B2 (ja) | ||
JPS6230455B2 (ja) | ||
JPH05165641A (ja) | シングルチップマイクロコンピュータ | |
JPH0535472A (ja) | マイクロコンピユータ | |
JPH02187881A (ja) | 半導体集積回路 | |
JPS63237133A (ja) | 中央処理装置 | |
JP2738683B2 (ja) | データ処理装置 | |
JPH0545978B2 (ja) | ||
JP2002132499A (ja) | データ処理装置及び記録媒体 | |
JPH06103063A (ja) | マイクロプロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20041124 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20050224 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20050411 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050628 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050727 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080805 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090805 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090805 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100805 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110805 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120805 Year of fee payment: 7 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120805 Year of fee payment: 7 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120805 Year of fee payment: 7 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120805 Year of fee payment: 7 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120805 Year of fee payment: 7 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130805 Year of fee payment: 8 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |