JPH085558Y2 - 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 - Google Patents

半導体チップにおける入出力インタフェース領域の平面レイアウト構造

Info

Publication number
JPH085558Y2
JPH085558Y2 JP1988076546U JP7654688U JPH085558Y2 JP H085558 Y2 JPH085558 Y2 JP H085558Y2 JP 1988076546 U JP1988076546 U JP 1988076546U JP 7654688 U JP7654688 U JP 7654688U JP H085558 Y2 JPH085558 Y2 JP H085558Y2
Authority
JP
Japan
Prior art keywords
output
pair
semiconductor chip
drivers
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1988076546U
Other languages
English (en)
Japanese (ja)
Other versions
JPH01179444U (US07923587-20110412-C00001.png
Inventor
則秋 平賀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP1988076546U priority Critical patent/JPH085558Y2/ja
Publication of JPH01179444U publication Critical patent/JPH01179444U/ja
Application granted granted Critical
Publication of JPH085558Y2 publication Critical patent/JPH085558Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP1988076546U 1988-06-09 1988-06-09 半導体チップにおける入出力インタフェース領域の平面レイアウト構造 Expired - Lifetime JPH085558Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988076546U JPH085558Y2 (ja) 1988-06-09 1988-06-09 半導体チップにおける入出力インタフェース領域の平面レイアウト構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988076546U JPH085558Y2 (ja) 1988-06-09 1988-06-09 半導体チップにおける入出力インタフェース領域の平面レイアウト構造

Publications (2)

Publication Number Publication Date
JPH01179444U JPH01179444U (US07923587-20110412-C00001.png) 1989-12-22
JPH085558Y2 true JPH085558Y2 (ja) 1996-02-14

Family

ID=31301567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988076546U Expired - Lifetime JPH085558Y2 (ja) 1988-06-09 1988-06-09 半導体チップにおける入出力インタフェース領域の平面レイアウト構造

Country Status (1)

Country Link
JP (1) JPH085558Y2 (US07923587-20110412-C00001.png)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57114246A (en) * 1981-01-07 1982-07-16 Toshiba Corp Master-slice type semiconductor device
JPS62154640A (ja) * 1985-12-26 1987-07-09 Nec Corp 半導体装置
JPH01109746A (ja) * 1987-10-22 1989-04-26 Mitsubishi Electric Corp Ｃｍｏｓゲートアレイ

Also Published As

Publication number Publication date
JPH01179444U (US07923587-20110412-C00001.png) 1989-12-22

Similar Documents

Publication Publication Date Title
US3968478A (en) Chip topography for MOS interface circuit
JPH085558Y2 (ja) 半導体チップにおける入出力インタフェース領域の平面レイアウト構造
KR950010046B1 (ko) 경사 주변 회로를 가진 집적회로 장치
JPH0758301A (ja) 半導体集積回路装置
JPH0636578Y2 (ja) 半導体集積回路
JPH07118507B2 (ja) バンプ実装を用いる半導体集積回路
JPS623584B2 (US07923587-20110412-C00001.png)
JP2839722B2 (ja) 集積回路装置
JP2520225B2 (ja) 半導体集積回路装置
JP2555774B2 (ja) 半導体集積回路
JPS6348132Y2 (US07923587-20110412-C00001.png)
JPS61240652A (ja) 半導体集積回路装置
JPS62224043A (ja) 半導体集積回路装置
JPH01114049A (ja) サイズ可変の集積回路チップ
JP2702155B2 (ja) 半導体集積回路
JPH07130972A (ja) 半導体集積回路装置
KR100249717B1 (ko) 고정 배선에 의해 기능 블록을 접속하는 게이트 어레이 시스템 및 그 래이아웃 방법
JPH065782A (ja) 半導体チップコーナー部のレイアウト方法、及び半導体集積回路装置
JP2508206B2 (ja) 集積回路装置
JPS59167036A (ja) 半導体集積回路
JP2842592B2 (ja) 半導体集積回路装置
JPH079977B2 (ja) 半導体集積回路装置
JPH11330371A (ja) 半導体装置
JPH09260578A (ja) 半導体チップおよびそれが搭載されるリードフレームならびに半導体装置
JPS60110158A (ja) 半導体装置