JPH0758609A - グリッチ抑制回路及び方法 - Google Patents

グリッチ抑制回路及び方法

Info

Publication number
JPH0758609A
JPH0758609A JP6146769A JP14676994A JPH0758609A JP H0758609 A JPH0758609 A JP H0758609A JP 6146769 A JP6146769 A JP 6146769A JP 14676994 A JP14676994 A JP 14676994A JP H0758609 A JPH0758609 A JP H0758609A
Authority
JP
Japan
Prior art keywords
control signal
output signal
signal
suppression circuit
glitch suppression
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6146769A
Other languages
English (en)
Japanese (ja)
Inventor
Jean L Dupre
エル デュプレ ジーン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harris Corp
Original Assignee
Harris Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harris Corp filed Critical Harris Corp
Publication of JPH0758609A publication Critical patent/JPH0758609A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Credit Cards Or The Like (AREA)
  • Electronic Switches (AREA)
JP6146769A 1993-06-30 1994-06-28 グリッチ抑制回路及び方法 Pending JPH0758609A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US083517 1993-06-30
US08/083,517 US5386159A (en) 1993-06-30 1993-06-30 Glitch suppressor circuit and method

Publications (1)

Publication Number Publication Date
JPH0758609A true JPH0758609A (ja) 1995-03-03

Family

ID=22178842

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6146769A Pending JPH0758609A (ja) 1993-06-30 1994-06-28 グリッチ抑制回路及び方法

Country Status (8)

Country Link
US (1) US5386159A (en:Method)
EP (1) EP0632590B1 (en:Method)
JP (1) JPH0758609A (en:Method)
CN (1) CN1091552C (en:Method)
CA (1) CA2126615C (en:Method)
DE (1) DE69417297T2 (en:Method)
MY (1) MY111002A (en:Method)
NO (1) NO942407L (en:Method)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19812420A1 (de) * 1998-03-20 1999-09-23 Moeller Gmbh Umstellbare Entprellung
CN1077453C (zh) * 1998-12-25 2002-01-09 华南理工大学 碱木素羟甲基化多相反应催化剂及其制备方法
KR100343139B1 (ko) * 1999-11-22 2002-07-05 윤종용 데이터 동기화 회로
DE19960785A1 (de) * 1999-12-16 2001-06-21 Thomson Brandt Gmbh Eingangsfilterstufe für einen Datenstrom und Verfahren zum Filtern eines Datenstroms
US6914951B2 (en) * 2001-07-24 2005-07-05 Hewlett-Packard Development Company, L.P. Method and apparatus for a digital logic input signal noise filter
US20030163627A1 (en) * 2002-02-28 2003-08-28 Deng Brian Tse Enhanced universal serial bus (USB) bus monitor controller
US6891415B2 (en) * 2002-06-11 2005-05-10 Micron Technology, Inc. Method and apparatus for enabling a timing synchronization circuit
JP2004139438A (ja) * 2002-10-18 2004-05-13 Matsushita Electric Ind Co Ltd 押下判定システム
US7426960B2 (en) * 2005-05-03 2008-09-23 Luca Technologies, Inc. Biogenic fuel gas generation in geologic hydrocarbon deposits
CN100419623C (zh) * 2005-08-24 2008-09-17 纬创资通股份有限公司 抗杂讯干扰的系统及其方法
US7667500B1 (en) * 2006-11-14 2010-02-23 Xilinx, Inc. Glitch-suppressor circuits and methods
ITTO20090334A1 (it) 2009-04-28 2010-10-29 St Microelectronics Srl Dispositivo e metodo di protezione da disturbi per un segnale digitale
US10277213B1 (en) * 2017-10-26 2019-04-30 Nxp Usa, Inc. Glitch detection in input/output bus
CN108365841A (zh) * 2018-01-11 2018-08-03 北京国睿中数科技股份有限公司 门控时钟的控制系统和控制方法
CN112688670B (zh) * 2019-10-18 2024-12-13 意法半导体国际有限公司 具有抗噪性和毛刺事件跟踪的去抖动电路
US11177799B2 (en) 2019-10-18 2021-11-16 Stmicroelectronics International N.V. Debounce circuit with noise immunity and glitch event tracking

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886543A (en) * 1973-11-29 1975-05-27 Teletype Corp Debounce logic for keyboard
US4353032A (en) * 1980-06-02 1982-10-05 Tektronix, Inc. Glitch detector
US4427948A (en) * 1981-12-21 1984-01-24 Gte Automatic Electric Labs Inc. Pulse toggle monitor circuit
US4525635A (en) * 1982-12-15 1985-06-25 Rca Corporation Transient signal suppression circuit
JPS62151053A (ja) * 1985-12-25 1987-07-06 Iwatsu Electric Co Ltd ノイズ除去回路
DE3913395A1 (de) * 1989-04-24 1990-10-25 Grundig Emv Digitale filterlogik
JPH02283120A (ja) * 1989-04-25 1990-11-20 Toshiba Corp 雑音除去装置
US5001374A (en) * 1989-09-08 1991-03-19 Amp Incorporated Digital filter for removing short duration noise
IT1243301B (it) * 1990-05-25 1994-05-26 Sgs Thomson Microelectronics Circuito di filtraggio di un segnale logico affetto da spikes di commutazione

Also Published As

Publication number Publication date
DE69417297D1 (de) 1999-04-29
CN1091552C (zh) 2002-09-25
CA2126615A1 (en) 1994-12-31
CA2126615C (en) 2003-11-04
CN1139315A (zh) 1997-01-01
NO942407D0 (en:Method) 1994-06-24
NO942407L (no) 1995-01-02
US5386159A (en) 1995-01-31
EP0632590A1 (en) 1995-01-04
DE69417297T2 (de) 1999-11-04
EP0632590B1 (en) 1999-03-24
MY111002A (en) 1999-07-31

Similar Documents

Publication Publication Date Title
JPH0758609A (ja) グリッチ抑制回路及び方法
US6163166A (en) Programmable logic device with selectable schmitt-triggered and threshold-triggered buffers
KR890005745A (ko) 내-준안전성 플립-플롭 및 준안정 상태발생 가능성을 감소시키기 위한 방법
JP2002208844A (ja) グリッチ除去回路
US6311148B1 (en) Method for determining static flip-flop setup and hold times
JP2946658B2 (ja) フリップフロップ回路
JPS63263480A (ja) 半導体集積論理回路
US5086441A (en) Frequency divider circuit
KR100442967B1 (ko) 반도체소자의파이프레지스터에따른딜레이보상파이프라인장치
JP3084856B2 (ja) 双方向バッファ回路
JP2644111B2 (ja) 入出力回路
JPH0529892A (ja) 論理回路
JPH0330326B2 (en:Method)
KR920008260B1 (ko) 3-상태(tri-state) 방지용 논리회로
JPS63132185A (ja) 入力回路装置
SU1430915A1 (ru) Устройство дл функционального контрол цифровых интегральных схем
JPS6359212A (ja) ラツチ回路
JP3168089B2 (ja) チャタリング除去回路
JP3251748B2 (ja) 半導体集積回路
SU1637010A1 (ru) Устройство для временного разделения импульсных сигналов
JPH02285708A (ja) フリップフロップｉｃ
JPH10171550A (ja) クロック回路
JPS5922975B2 (ja) 信号優先順位決定回路
JPS6362261A (ja) 半導体集積回路
JPS58223827A (ja) 信号遅延時間可変装置

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20030924