JPH0731631Y2 - カウンタic - Google Patents
カウンタicInfo
- Publication number
- JPH0731631Y2 JPH0731631Y2 JP1987102381U JP10238187U JPH0731631Y2 JP H0731631 Y2 JPH0731631 Y2 JP H0731631Y2 JP 1987102381 U JP1987102381 U JP 1987102381U JP 10238187 U JP10238187 U JP 10238187U JP H0731631 Y2 JPH0731631 Y2 JP H0731631Y2
- Authority
- JP
- Japan
- Prior art keywords
- bit
- flip
- counter
- group
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987102381U JPH0731631Y2 (ja) | 1987-07-03 | 1987-07-03 | カウンタic |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987102381U JPH0731631Y2 (ja) | 1987-07-03 | 1987-07-03 | カウンタic |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS647436U JPS647436U (enrdf_load_html_response) | 1989-01-17 |
JPH0731631Y2 true JPH0731631Y2 (ja) | 1995-07-19 |
Family
ID=31332241
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987102381U Expired - Lifetime JPH0731631Y2 (ja) | 1987-07-03 | 1987-07-03 | カウンタic |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0731631Y2 (enrdf_load_html_response) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61133727A (ja) * | 1984-12-04 | 1986-06-21 | Fujitsu Ltd | カウンタ故障分離回路 |
-
1987
- 1987-07-03 JP JP1987102381U patent/JPH0731631Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS647436U (enrdf_load_html_response) | 1989-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4410960A (en) | Sorting circuit for three or more inputs | |
JPH0668732B2 (ja) | 情報処理装置のスキヤン方式 | |
JPH07119789B2 (ja) | 半導体集積回路装置及びその診断方法 | |
US5027012A (en) | Programmable logic circuit using wired-or tristate gates | |
JPS6156903B2 (enrdf_load_html_response) | ||
US3992635A (en) | N scale counter | |
KR970005278B1 (ko) | 부분적으로 디코드된 테스트 어드레스 발생기 및 카운트 발생 방법 | |
JPH0731631Y2 (ja) | カウンタic | |
JPS6323685B2 (enrdf_load_html_response) | ||
JPH04351118A (ja) | カウンタ回路 | |
JPS6126853B2 (enrdf_load_html_response) | ||
JPH083514B2 (ja) | カウンタ・テスト装置 | |
US7123679B2 (en) | Counter having improved counting speed | |
JPH06300814A (ja) | 集積回路及びそのテスト方法 | |
JPS61247984A (ja) | テスト回路 | |
JPS62151775A (ja) | 集積回路のテスト回路 | |
JP2847823B2 (ja) | 論理集積回路 | |
JPS60187870A (ja) | 半導体集積論理回路 | |
JPS60173626A (ja) | デ−タビツトの配列交換回路 | |
JP2533946B2 (ja) | 集積回路 | |
JP2565189B2 (ja) | 信号処理回路 | |
JP3177975B2 (ja) | 1チップマイクロコンピュータ | |
JPH03105269A (ja) | テスト回路 | |
SU830390A1 (ru) | Устройство дл обнаружени ошибокВ пАРАллЕльНОМ -РАзР дНОМ КОдЕС пОСТО ННыМ BECOM | |
JPH0779247B2 (ja) | デコ−ド回路 |