JPH0725920Y2 - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPH0725920Y2 JPH0725920Y2 JP1986106401U JP10640186U JPH0725920Y2 JP H0725920 Y2 JPH0725920 Y2 JP H0725920Y2 JP 1986106401 U JP1986106401 U JP 1986106401U JP 10640186 U JP10640186 U JP 10640186U JP H0725920 Y2 JPH0725920 Y2 JP H0725920Y2
- Authority
- JP
- Japan
- Prior art keywords
- address
- refresh
- signal
- refresh address
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986106401U JPH0725920Y2 (ja) | 1986-07-10 | 1986-07-10 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986106401U JPH0725920Y2 (ja) | 1986-07-10 | 1986-07-10 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6313500U JPS6313500U (cs) | 1988-01-28 |
JPH0725920Y2 true JPH0725920Y2 (ja) | 1995-06-07 |
Family
ID=30981723
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986106401U Expired - Lifetime JPH0725920Y2 (ja) | 1986-07-10 | 1986-07-10 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0725920Y2 (cs) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5255442A (en) * | 1975-10-31 | 1977-05-06 | Hitachi Ltd | Synchronizing circuit |
JPS5954098A (ja) * | 1982-09-21 | 1984-03-28 | Nec Corp | 記憶装置 |
JPS59186194A (ja) * | 1983-04-08 | 1984-10-22 | Hitachi Ltd | リフレツシユ用カウンタを備えたダイナミツクメモリ |
-
1986
- 1986-07-10 JP JP1986106401U patent/JPH0725920Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6313500U (cs) | 1988-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4809233A (en) | Pseudo-static memory device having internal self-refresh circuit | |
US5193072A (en) | Hidden refresh of a dynamic random access memory | |
JP2856598B2 (ja) | ダイナミックランダムアクセスメモリ装置 | |
JPH04243085A (ja) | 半導体記憶装置 | |
US7298661B2 (en) | Semiconductor memory device | |
JP3708801B2 (ja) | 半導体記憶装置 | |
US6847573B2 (en) | Synchronous SRAM-compatible memory device including DRAM array with internal refresh | |
JPH10134569A (ja) | 同期型ダイナミック・ランダム・アクセス・メモリ | |
JPH0725920Y2 (ja) | 半導体記憶装置 | |
KR100482380B1 (ko) | 메모리 뱅크별 기입 동작의 수행이 가능한 에스램 호환 메모리 및 그 구동방법 | |
US4901282A (en) | Power efficient static-column DRAM | |
KR100481819B1 (ko) | 디램 셀을 사용하며, 칩 디스에이블 구간 중에 발생하는신호에 의하여 리프레쉬가 수행되도록 제어되는 동기식에스램 호한 메모리 | |
JPH0652678A (ja) | 半導体記憶装置 | |
JPH0325871B2 (cs) | ||
JPS61227295A (ja) | 半導体記憶装置 | |
JPS6452198U (cs) | ||
JPH0514359B2 (cs) | ||
JPH07254272A (ja) | 半導体装置 | |
JPS63155495A (ja) | 擬似スタテイツクメモリ装置 | |
KR0183813B1 (ko) | 디알에이엠 리프레쉬 제어기 | |
JP2908485B2 (ja) | 半導体記憶装置 | |
JPS6128320Y2 (cs) | ||
JPH0478092A (ja) | 半導体記憶装置 | |
JP2767242B2 (ja) | D−ramのリフレッシュ制御方式 | |
JPS63282998A (ja) | ブロックアクセスメモリのリフレッシュ制御装置 |