JPH071869Y2 - デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路 - Google Patents
デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路Info
- Publication number
- JPH071869Y2 JPH071869Y2 JP18103286U JP18103286U JPH071869Y2 JP H071869 Y2 JPH071869 Y2 JP H071869Y2 JP 18103286 U JP18103286 U JP 18103286U JP 18103286 U JP18103286 U JP 18103286U JP H071869 Y2 JPH071869 Y2 JP H071869Y2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- frequency divider
- circuit
- clock signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000008929 regeneration Effects 0.000 title claims description 5
- 238000011069 regeneration method Methods 0.000 title claims description 5
- 230000001172 regenerating effect Effects 0.000 claims description 2
- 230000003247 decreasing effect Effects 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18103286U JPH071869Y2 (ja) | 1986-11-27 | 1986-11-27 | デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18103286U JPH071869Y2 (ja) | 1986-11-27 | 1986-11-27 | デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6387933U JPS6387933U (OSRAM) | 1988-06-08 |
| JPH071869Y2 true JPH071869Y2 (ja) | 1995-01-18 |
Family
ID=31125531
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18103286U Expired - Lifetime JPH071869Y2 (ja) | 1986-11-27 | 1986-11-27 | デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH071869Y2 (OSRAM) |
-
1986
- 1986-11-27 JP JP18103286U patent/JPH071869Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6387933U (OSRAM) | 1988-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3635001B2 (ja) | 同期クロックを発生させるための回路 | |
| JPS6338584Y2 (OSRAM) | ||
| JPS5923945A (ja) | 無線回線信号の検出方式 | |
| JPH071869Y2 (ja) | デジタル通信装置のクロツク信号切替回路付受信クロツク信号再生回路 | |
| GB2198012A (en) | Clock signal multiplexers | |
| JPH02285832A (ja) | 直列データ受信器 | |
| JP3284702B2 (ja) | 多段中継方式 | |
| US3937881A (en) | Method of and system for transcoding binary signals with reduced changeover rate | |
| JP2712465B2 (ja) | クロック選択回路 | |
| JPH02250535A (ja) | ビット位相同期回路 | |
| JP2737607B2 (ja) | クロック切替回路 | |
| JPH0379888B2 (OSRAM) | ||
| US4352192A (en) | Timing signal synchronization device | |
| JP2846337B2 (ja) | クロック再生回路 | |
| JPS6253539A (ja) | フレ−ム同期方式 | |
| JP2962255B2 (ja) | クロック系の冗長構成における位相制御方式 | |
| JPS6037665B2 (ja) | 位相同期方式 | |
| SU1501292A2 (ru) | Регенератор двоичного сигнала | |
| JP2705167B2 (ja) | 多値量子化位相比較器 | |
| JPH08125644A (ja) | クロックの同期化回路 | |
| JPH08335932A (ja) | 局間クロック同期回路 | |
| JPS62230117A (ja) | Ｐｌｌ回路 | |
| JPS5815237U (ja) | 同期装置 | |
| JPH02272914A (ja) | Ｐｌｌ周波数シンセサイザの引き込み方法 | |
| JP2979811B2 (ja) | クロック出力回路 |