JPH071845Y2 - 集積回路パツケ−ジ - Google Patents

集積回路パツケ−ジ

Info

Publication number
JPH071845Y2
JPH071845Y2 JP1985179320U JP17932085U JPH071845Y2 JP H071845 Y2 JPH071845 Y2 JP H071845Y2 JP 1985179320 U JP1985179320 U JP 1985179320U JP 17932085 U JP17932085 U JP 17932085U JP H071845 Y2 JPH071845 Y2 JP H071845Y2
Authority
JP
Japan
Prior art keywords
terminal
wiring
package
integrated circuit
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1985179320U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6287456U (ru
Inventor
博司 藤村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1985179320U priority Critical patent/JPH071845Y2/ja
Publication of JPS6287456U publication Critical patent/JPS6287456U/ja
Application granted granted Critical
Publication of JPH071845Y2 publication Critical patent/JPH071845Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1985179320U 1985-11-20 1985-11-20 集積回路パツケ−ジ Expired - Lifetime JPH071845Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985179320U JPH071845Y2 (ja) 1985-11-20 1985-11-20 集積回路パツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985179320U JPH071845Y2 (ja) 1985-11-20 1985-11-20 集積回路パツケ−ジ

Publications (2)

Publication Number Publication Date
JPS6287456U JPS6287456U (ru) 1987-06-04
JPH071845Y2 true JPH071845Y2 (ja) 1995-01-18

Family

ID=31122273

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985179320U Expired - Lifetime JPH071845Y2 (ja) 1985-11-20 1985-11-20 集積回路パツケ−ジ

Country Status (1)

Country Link
JP (1) JPH071845Y2 (ru)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5942735Y2 (ja) * 1979-11-30 1984-12-15 日本電気株式会社 抵抗減衰器
JPS5932898B2 (ja) * 1980-12-11 1984-08-11 富士通株式会社 高密度実装構造

Also Published As

Publication number Publication date
JPS6287456U (ru) 1987-06-04

Similar Documents

Publication Publication Date Title
US6501157B1 (en) Substrate for accepting wire bonded or flip-chip components
KR910000241B1 (ko) 반도체장치
JP2601867B2 (ja) 半導体集積回路実装基板、その製造方法および半導体集積回路装置
JPS63258046A (ja) 半導体集積回路装置
JPH04137655A (ja) Ｉｃパッケージ
KR19980064367A (ko) 집적 회로 칩 패키지용 차동 쌍 구성
JPH0714976A (ja) リードフレーム及び半導体装置
JPH071845Y2 (ja) 集積回路パツケ−ジ
JPH067551B2 (ja) 半導体装置
JP4616968B2 (ja) インターポーザを使用した高周波用半導体装置
JP2724193B2 (ja) 半導体装置
JPH071844Y2 (ja) 集積回路パツケ−ジ
JP2882396B2 (ja) 半導体装置
US6646343B1 (en) Matched impedance bonding technique in high-speed integrated circuits
US6509633B1 (en) IC package capable of accommodating discrete devices
US20040085150A1 (en) Terminations for shielded transmission lines fabricated on a substrate
US5973397A (en) Semiconductor device and fabrication method which advantageously combine wire bonding and tab techniques to increase integrated circuit I/O pad density
JP2988599B2 (ja) 配線板および高速ｉｃパッケージ
JPH053402A (ja) 混成集積回路装置
JPH01132150A (ja) 半導体チップのキャリア基板
JP2507483B2 (ja) フィルムキャリアを用いた半導体集積回路装置
JP2541336B2 (ja) 集積回路装置の接続方法
JP2758322B2 (ja) 電子部品搭載用回路基板
JPS6348129Y2 (ru)
JPH0735413Y2 (ja) 混成集積回路におけるチツプ電子部品の取付構造