JPH0648431Y2 - トリガ回路 - Google Patents
トリガ回路Info
- Publication number
- JPH0648431Y2 JPH0648431Y2 JP1989057448U JP5744889U JPH0648431Y2 JP H0648431 Y2 JPH0648431 Y2 JP H0648431Y2 JP 1989057448 U JP1989057448 U JP 1989057448U JP 5744889 U JP5744889 U JP 5744889U JP H0648431 Y2 JPH0648431 Y2 JP H0648431Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- flip
- output
- flop
- trigger
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989057448U JPH0648431Y2 (ja) | 1989-05-18 | 1989-05-18 | トリガ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989057448U JPH0648431Y2 (ja) | 1989-05-18 | 1989-05-18 | トリガ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02148474U JPH02148474U (US06623731-20030923-C00012.png) | 1990-12-17 |
JPH0648431Y2 true JPH0648431Y2 (ja) | 1994-12-12 |
Family
ID=31582161
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989057448U Expired - Lifetime JPH0648431Y2 (ja) | 1989-05-18 | 1989-05-18 | トリガ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0648431Y2 (US06623731-20030923-C00012.png) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6145974A (ja) * | 1984-08-10 | 1986-03-06 | Iwatsu Electric Co Ltd | 掃引信号発生回路 |
JPS6358170A (ja) * | 1986-08-28 | 1988-03-12 | Iwatsu Electric Co Ltd | 同期方法と回路 |
JPH0675079B2 (ja) * | 1987-10-08 | 1994-09-21 | 岩崎通信機株式会社 | 同期方法と回路 |
-
1989
- 1989-05-18 JP JP1989057448U patent/JPH0648431Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH02148474U (US06623731-20030923-C00012.png) | 1990-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3947697A (en) | Synchronizing circuit including two flip-flops and circuit means to protect a synchronized signal from an unstable state of the flip-flops | |
US5808486A (en) | Glitch free clock enable circuit | |
US5128970A (en) | Non-return to zero synchronizer | |
US3764920A (en) | Apparatus for sampling an asynchronous signal by a synchronous signal | |
JPH0648431Y2 (ja) | トリガ回路 | |
US6531905B1 (en) | Flip-flop with metastability reduction | |
KR100366137B1 (ko) | 내부클럭신호발생방법및장치 | |
US4224574A (en) | Digital frequency quadrupler | |
KR960016809B1 (ko) | 트리거 마스킹 기능을 갖는 트리거 신호 발생 회로 | |
US4924484A (en) | High speed digital counter | |
US4558457A (en) | Counter circuit having improved output response | |
JPS6316711A (ja) | タイミング装置 | |
US6642756B1 (en) | Frequency multiplier design | |
US7471117B2 (en) | Circuit for detecting maximal frequency of pulse frequency modulation and method thereof | |
JP3662411B2 (ja) | トリガ回路 | |
JPH075701Y2 (ja) | トリガ検出回路 | |
JP2599759B2 (ja) | フリップフロップテスト方式 | |
JPS6348456B2 (US06623731-20030923-C00012.png) | ||
KR0184153B1 (ko) | 주파수 분주 회로 | |
KR200222679Y1 (ko) | 입력신호의 상승에지 및 하강에지의 선택적 검출장치 | |
KR940006928Y1 (ko) | 임의의 초기값을 갖는 카운터회로 | |
JPS6233394Y2 (US06623731-20030923-C00012.png) | ||
KR0118634Y1 (ko) | 주파수 체배기 | |
JP2543108B2 (ja) | 同期パルス発生装置 | |
JPS6166571A (ja) | サイリスタ・インバ−タのゲ−トパルス制御装置 |