JPH059820B2 - - Google Patents

Info

Publication number
JPH059820B2
JPH059820B2 JP58183847A JP18384783A JPH059820B2 JP H059820 B2 JPH059820 B2 JP H059820B2 JP 58183847 A JP58183847 A JP 58183847A JP 18384783 A JP18384783 A JP 18384783A JP H059820 B2 JPH059820 B2 JP H059820B2
Authority
JP
Japan
Prior art keywords
synchronization signal
bus group
bus
data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58183847A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6075957A (ja
Inventor
Kunio Fukuhara
Yukima Suzuki
Yutaka Nakatani
Koyo Oyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NEC Corp
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP18384783A priority Critical patent/JPS6075957A/ja
Publication of JPS6075957A publication Critical patent/JPS6075957A/ja
Publication of JPH059820B2 publication Critical patent/JPH059820B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
JP18384783A 1983-09-30 1983-09-30 母線群選択制御方式 Granted JPS6075957A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18384783A JPS6075957A (ja) 1983-09-30 1983-09-30 母線群選択制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18384783A JPS6075957A (ja) 1983-09-30 1983-09-30 母線群選択制御方式

Publications (2)

Publication Number Publication Date
JPS6075957A JPS6075957A (ja) 1985-04-30
JPH059820B2 true JPH059820B2 (OSRAM) 1993-02-08

Family

ID=16142873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18384783A Granted JPS6075957A (ja) 1983-09-30 1983-09-30 母線群選択制御方式

Country Status (1)

Country Link
JP (1) JPS6075957A (OSRAM)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52146141A (en) * 1976-05-29 1977-12-05 Shimizu Construction Co Ltd Device for switching digital processor
JPS5552130A (en) * 1978-10-11 1980-04-16 Nec Corp Information processing unit

Also Published As

Publication number Publication date
JPS6075957A (ja) 1985-04-30

Similar Documents

Publication Publication Date Title
JP2005518012A (ja) シームレス・クロック
JPH059820B2 (OSRAM)
US4551836A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
GB2140180A (en) Remote control systems
JP2861595B2 (ja) 冗長化ｃｐｕユニットの切り替え制御装置
JPH0628003B2 (ja) 多重化制御装置のデ−タ制御方法及び装置
JPS62160540A (ja) 二重化情報処理装置
KR100208227B1 (ko) 프로세서와 디바이스간의 타임 슬롯 스위치
JP2591110B2 (ja) 信号切替方式
JPH0490016A (ja) データ処理装置
JPH0387790A (ja) 同期切替回路
JPH08241286A (ja) マルチ情報処理システムのクロック同期化システム
JPS599927B2 (ja) デ−タ転送制御方式
JPH05336085A (ja) 伝送路無瞬断切替方式
JPS60191353A (ja) バス制御方式
JPH05257871A (ja) データバス制御方式
JPS58114145A (ja) 主マイクロプロセツサ障害監視方式
JPS5930283B2 (ja) プロセス制御装置
JPS5971504A (ja) 信号選出装置
JPH07122837B2 (ja) クロック切り替え制御方式
JPH03125535A (ja) 制御バス接続回路
JPS6285358A (ja) メモリコピ−方式
JPS60254846A (ja) Ｃｄｔ装置の回線切替方式
JPH0594265A (ja) 多重書フアイルシステム
JPS6348463B2 (OSRAM)