JPH0588431B2 - - Google Patents
Info
- Publication number
- JPH0588431B2 JPH0588431B2 JP60176753A JP17675385A JPH0588431B2 JP H0588431 B2 JPH0588431 B2 JP H0588431B2 JP 60176753 A JP60176753 A JP 60176753A JP 17675385 A JP17675385 A JP 17675385A JP H0588431 B2 JPH0588431 B2 JP H0588431B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- terminal
- integrated circuit
- clock
- scan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60176753A JPS6236573A (ja) | 1985-08-09 | 1985-08-09 | 論理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60176753A JPS6236573A (ja) | 1985-08-09 | 1985-08-09 | 論理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6236573A JPS6236573A (ja) | 1987-02-17 |
| JPH0588431B2 true JPH0588431B2 (enExample) | 1993-12-22 |
Family
ID=16019204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60176753A Granted JPS6236573A (ja) | 1985-08-09 | 1985-08-09 | 論理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6236573A (enExample) |
-
1985
- 1985-08-09 JP JP60176753A patent/JPS6236573A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6236573A (ja) | 1987-02-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100257415B1 (ko) | 스캐너블 플립플롭 회로 및 이 스캐너블 플립플롭 회로에서 이용되는 방법 | |
| US5574731A (en) | Set/reset scan flip-flops | |
| JP3057814B2 (ja) | 半導体集積回路 | |
| JP2946658B2 (ja) | フリップフロップ回路 | |
| JPS63263480A (ja) | 半導体集積論理回路 | |
| US5471152A (en) | Storage element for delay testing | |
| US5068881A (en) | Scannable register with delay test capability | |
| JPH06105285B2 (ja) | 半導体集積回路装置 | |
| JP2550837B2 (ja) | スキャンパスのテスト制御回路 | |
| EP0674388A1 (en) | Scannable latch and method of using the same | |
| JPH0588431B2 (enExample) | ||
| US4554466A (en) | Edge-triggered latch circuit conforming to LSSD rules | |
| JPH03181098A (ja) | フリップフロップ回路 | |
| JPH10307167A (ja) | 論理集積回路のテスト装置 | |
| JPH0196573A (ja) | 集積回路 | |
| JPH05232188A (ja) | 半導体集積回路の試験回路 | |
| JPS62239071A (ja) | 半導体集積回路 | |
| JPH0330326B2 (enExample) | ||
| JPH01265608A (ja) | フリップフロップ回路 | |
| JPH01192215A (ja) | 半導体集積論理回路 | |
| JPH03171234A (ja) | クロック同期式記憶回路 | |
| JPH06186305A (ja) | 論理回路におけるdcテスト回路 | |
| JPH0192675A (ja) | 集積回路 | |
| JPH07177023A (ja) | 計数回路 | |
| JPH0276319A (ja) | クロック供給回路 |