JPH0583933B2 - - Google Patents

Info

Publication number
JPH0583933B2
JPH0583933B2 JP62158800A JP15880087A JPH0583933B2 JP H0583933 B2 JPH0583933 B2 JP H0583933B2 JP 62158800 A JP62158800 A JP 62158800A JP 15880087 A JP15880087 A JP 15880087A JP H0583933 B2 JPH0583933 B2 JP H0583933B2
Authority
JP
Japan
Prior art keywords
circuit
modulo
value
failure
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62158800A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63145539A (ja
Inventor
Teru Ishizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Publication of JPS63145539A publication Critical patent/JPS63145539A/ja
Publication of JPH0583933B2 publication Critical patent/JPH0583933B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Detection And Correction Of Errors (AREA)
JP62158800A 1986-07-03 1987-06-27 モジュロｗ回路 Granted JPS63145539A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP15500186 1986-07-03
JP61-155001 1986-07-03

Publications (2)

Publication Number Publication Date
JPS63145539A JPS63145539A (ja) 1988-06-17
JPH0583933B2 true JPH0583933B2 (enExample) 1993-11-30

Family

ID=15596530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62158800A Granted JPS63145539A (ja) 1986-07-03 1987-06-27 モジュロｗ回路

Country Status (1)

Country Link
JP (1) JPS63145539A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7376890B2 (en) 2004-05-27 2008-05-20 International Business Machines Corporation Method and system for checking rotate, shift and sign extension functions using a modulo function

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6142183Y2 (enExample) * 1985-08-29 1986-12-01

Also Published As

Publication number Publication date
JPS63145539A (ja) 1988-06-17

Similar Documents

Publication Publication Date Title
Touba et al. Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection
Sayers et al. Low-cost residue codes and their application to self-checking VLSI systems
JPH0583933B2 (enExample)
Vasudevan et al. A technique for modular design of self-checking carry-select adder
Townsend et al. On-line error detecting constant delay adder
Alderighi et al. Achieving fault-tolerance by shifted and rotated operands in TMR non-diverse ALUs
EP0319183A2 (en) Parity regeneration self-checking
US5629945A (en) Electronic arithmetic unit with multiple error detection
JP4582930B2 (ja) バス照合回路
Lala et al. On-line error detectable carry-free adder design
JPH0786840B2 (ja) モジュロｗ回路
Alavi et al. Fault localization and full error correction in Radix2 signed digit-based adders
JPH0542016B2 (enExample)
JPH0542017B2 (enExample)
JPS63145542A (ja) モジュロｗ回路
JPH0542015B2 (enExample)
US5267250A (en) Circuit arrangement for detection of an erroneous selection signal supplied to selection means
JP3730877B2 (ja) エラー報告方式及びその方法
JPH05322994A (ja) 半導体装置
JPS60163135A (ja) デ−タバスチエツク方式
JPS6155742A (ja) エラ−検出方式
Pagey et al. Application of byte error detecting codes to the design of self-checking circuits
JPS6029413B2 (ja) 演算回路のエラ−・チェック方式
RAMOS FAULT-TOLERANT UNIFORM MODULAR DECOMPOSITIONS OF SEQUENTIAL MACHINES
JPS61224044A (ja) エラ−・チエツク回路