JPS63145539A - モジュロｗ回路 - Google Patents

モジュロｗ回路

Info

Publication number
JPS63145539A
JPS63145539A JP62158800A JP15880087A JPS63145539A JP S63145539 A JPS63145539 A JP S63145539A JP 62158800 A JP62158800 A JP 62158800A JP 15880087 A JP15880087 A JP 15880087A JP S63145539 A JPS63145539 A JP S63145539A
Authority
JP
Japan
Prior art keywords
circuit
modulo
data
output
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62158800A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0583933B2 (enExample
Inventor
Teru Ishizuka
輝 石塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of JPS63145539A publication Critical patent/JPS63145539A/ja
Publication of JPH0583933B2 publication Critical patent/JPH0583933B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Detection And Correction Of Errors (AREA)
JP62158800A 1986-07-03 1987-06-27 モジュロｗ回路 Granted JPS63145539A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP15500186 1986-07-03
JP61-155001 1986-07-03

Publications (2)

Publication Number Publication Date
JPS63145539A true JPS63145539A (ja) 1988-06-17
JPH0583933B2 JPH0583933B2 (enExample) 1993-11-30

Family

ID=15596530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62158800A Granted JPS63145539A (ja) 1986-07-03 1987-06-27 モジュロｗ回路

Country Status (1)

Country Link
JP (1) JPS63145539A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8024647B2 (en) 2004-05-27 2011-09-20 International Business Machines Corporation Method and system for checking rotate, shift and sign extension functions using a modulo function

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6151541U (enExample) * 1985-08-29 1986-04-07

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6151541U (enExample) * 1985-08-29 1986-04-07

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8024647B2 (en) 2004-05-27 2011-09-20 International Business Machines Corporation Method and system for checking rotate, shift and sign extension functions using a modulo function

Also Published As

Publication number Publication date
JPH0583933B2 (enExample) 1993-11-30

Similar Documents

Publication Publication Date Title
JP3229070B2 (ja) 多数決回路及び制御ユニット及び多数決用半導体集積回路
US3196260A (en) Adder
JPS63145539A (ja) モジュロｗ回路
Vasudevan et al. A technique for modular design of self-checking carry-select adder
JPS63145542A (ja) モジュロｗ回路
JP2757690B2 (ja) 符号一致検出方式
US5629945A (en) Electronic arithmetic unit with multiple error detection
JPH0786840B2 (ja) モジュロｗ回路
JPS63145540A (ja) モジュロｗ回路
JPS5916303B2 (ja) デ−タ処理装置
CN112506471B (zh) 芯片和计算系统
JPH0542016B2 (enExample)
JPH03189736A (ja) 選択回路の障害検出方式
JPS60183642A (ja) リ−ド・ソロモン符号誤り検出装置
EP0339305A2 (en) Parity prediction for binary adders with selection
JPH06149540A (ja) 算術論理演算回路
JPH0542015B2 (enExample)
SU1238073A1 (ru) Контролируемый сумматор
Alavi et al. Fault localization and full error correction in Radix2 signed digit-based adders
JPH0251743A (ja) 自己検査性検査回路
JPH01171033A (ja) 演算装置
JPS5821174A (ja) 検査回路
JPS62267837A (ja) 誤り自己補正算術論理ユニツトとその駆動方法
JPS6038746B2 (ja) 論理演算装置
JPH04288629A (ja) パリティ付きデータ演算回路