JPH0578864B2 - - Google Patents
Info
- Publication number
- JPH0578864B2 JPH0578864B2 JP62301827A JP30182787A JPH0578864B2 JP H0578864 B2 JPH0578864 B2 JP H0578864B2 JP 62301827 A JP62301827 A JP 62301827A JP 30182787 A JP30182787 A JP 30182787A JP H0578864 B2 JPH0578864 B2 JP H0578864B2
- Authority
- JP
- Japan
- Prior art keywords
- coprocessor
- instruction
- cpu
- signal line
- busy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 27
- 238000010586 diagram Methods 0.000 description 27
- 230000000694 effects Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62301827A JPH01142967A (ja) | 1987-11-30 | 1987-11-30 | コプロセッサ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62301827A JPH01142967A (ja) | 1987-11-30 | 1987-11-30 | コプロセッサ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01142967A JPH01142967A (ja) | 1989-06-05 |
JPH0578864B2 true JPH0578864B2 (de) | 1993-10-29 |
Family
ID=17901638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62301827A Granted JPH01142967A (ja) | 1987-11-30 | 1987-11-30 | コプロセッサ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01142967A (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR930006553A (ko) * | 1991-09-27 | 1993-04-21 | 리차드 이. 살웬 | 디지탈 컴퓨터 시스템 |
WO2000068782A1 (fr) * | 1999-05-06 | 2000-11-16 | Hitachi, Ltd. | Procede de mise au point d'un circuit integre a semiconducteur |
-
1987
- 1987-11-30 JP JP62301827A patent/JPH01142967A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH01142967A (ja) | 1989-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4729094A (en) | Method and apparatus for coordinating execution of an instruction by a coprocessor | |
US4715013A (en) | Coprocessor instruction format | |
JPS638489B2 (de) | ||
US4731736A (en) | Method and apparatus for coordinating execution of an instruction by a selected coprocessor | |
US4750110A (en) | Method and apparatus for executing an instruction contingent upon a condition present in another data processor | |
US5021991A (en) | Coprocessor instruction format | |
EP0525831B1 (de) | Verfahren und Vorrichtung für ein Processor um mit einem Coprocessor in der Verarbeitung eines im Programablauf des Processors befindlichen Befehls mitzuwirken. | |
JPH03109644A (ja) | マイクロコンピュータ | |
US4758950A (en) | Method and apparatus for selectively delaying an interrupt of a coprocessor | |
US4821231A (en) | Method and apparatus for selectively evaluating an effective address for a coprocessor | |
US4914578A (en) | Method and apparatus for interrupting a coprocessor | |
JPH0578864B2 (de) | ||
US4994961A (en) | Coprocessor instruction format | |
US4758978A (en) | Method and apparatus for selectively evaluating an effective address for a coprocessor | |
JP2846904B2 (ja) | 付加演算装置制御方式 | |
JPS5819094B2 (ja) | 優先ベクトル割込み装置 | |
US4811274A (en) | Method and apparatus for selectively evaluating an effective address for a coprocessor | |
JP2504224B2 (ja) | デ―タ処理装置 | |
JPH02263256A (ja) | マイクロコンピュータ及びコントローラ | |
JPS62269237A (ja) | デ−タプロセツサ | |
JPH0115902B2 (de) | ||
JPH01121937A (ja) | マイクロコンピュータ | |
JPH01263732A (ja) | マイクロプロセッサーの特定動作処理方式 | |
JPH0492936A (ja) | メモリアクセス制御装置 | |
JPH0460858A (ja) | 割込アドレス設定制御方式 |