JPH0573272B2 - - Google Patents
Info
- Publication number
- JPH0573272B2 JPH0573272B2 JP1268187A JP1268187A JPH0573272B2 JP H0573272 B2 JPH0573272 B2 JP H0573272B2 JP 1268187 A JP1268187 A JP 1268187A JP 1268187 A JP1268187 A JP 1268187A JP H0573272 B2 JPH0573272 B2 JP H0573272B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- power
- circuits
- pad
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000008188 pellet Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1268187A JPS63179560A (ja) | 1987-01-21 | 1987-01-21 | 集積回路記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1268187A JPS63179560A (ja) | 1987-01-21 | 1987-01-21 | 集積回路記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63179560A JPS63179560A (ja) | 1988-07-23 |
| JPH0573272B2 true JPH0573272B2 (enrdf_load_stackoverflow) | 1993-10-14 |
Family
ID=11812121
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1268187A Granted JPS63179560A (ja) | 1987-01-21 | 1987-01-21 | 集積回路記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63179560A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01139437U (enrdf_load_stackoverflow) * | 1988-03-18 | 1989-09-22 |
-
1987
- 1987-01-21 JP JP1268187A patent/JPS63179560A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63179560A (ja) | 1988-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3433731B2 (ja) | I/oセル配置方法及び半導体装置 | |
| JPS62244144A (ja) | 半導体装置 | |
| JPH0621320A (ja) | 半導体集積回路装置 | |
| JPH05308136A (ja) | マスタスライス集積回路 | |
| US5751051A (en) | Semiconductor device equipped with electrostatic breakdown protection circuit | |
| JPH03133174A (ja) | 半導体記憶装置 | |
| JPH0573272B2 (enrdf_load_stackoverflow) | ||
| JP2917703B2 (ja) | 半導体集積回路装置 | |
| KR930010104B1 (ko) | 반도체 집적회로 | |
| US6060946A (en) | Semiconductor device having improved immunity to power supply voltage fluctuations | |
| JPH04177846A (ja) | 半導体装置 | |
| JPS6161256B2 (enrdf_load_stackoverflow) | ||
| JPS58124262A (ja) | 集積回路装置 | |
| JPS5878448A (ja) | 集積回路 | |
| JPH0277150A (ja) | クロックライン駆動装置 | |
| JPH0448773A (ja) | 半導体集積回路装置 | |
| JP2919265B2 (ja) | 半導体装置 | |
| JPH0774259A (ja) | 半導体記憶装置 | |
| JPS613430A (ja) | 半導体装置 | |
| JPH0416945B2 (enrdf_load_stackoverflow) | ||
| JPH0749803Y2 (ja) | 集積回路のピン配置構造 | |
| JPH01147852A (ja) | ゲートアレイ | |
| JPH01257348A (ja) | スタンダード・セル集積回路装置 | |
| JP2003318263A (ja) | 半導体装置 | |
| JPH0626224B2 (ja) | 集積回路用パッケージ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |