JPH0570853B2 - - Google Patents
Info
- Publication number
- JPH0570853B2 JPH0570853B2 JP63116056A JP11605688A JPH0570853B2 JP H0570853 B2 JPH0570853 B2 JP H0570853B2 JP 63116056 A JP63116056 A JP 63116056A JP 11605688 A JP11605688 A JP 11605688A JP H0570853 B2 JPH0570853 B2 JP H0570853B2
- Authority
- JP
- Japan
- Prior art keywords
- common bus
- control circuit
- interface control
- data
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63116056A JPH01286009A (ja) | 1988-05-13 | 1988-05-13 | インタフェース制御回路診断方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63116056A JPH01286009A (ja) | 1988-05-13 | 1988-05-13 | インタフェース制御回路診断方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01286009A JPH01286009A (ja) | 1989-11-17 |
JPH0570853B2 true JPH0570853B2 (enrdf_load_stackoverflow) | 1993-10-06 |
Family
ID=14677611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63116056A Granted JPH01286009A (ja) | 1988-05-13 | 1988-05-13 | インタフェース制御回路診断方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01286009A (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137038A (ja) * | 1982-02-09 | 1983-08-15 | Toshiba Corp | シリアルインタフエ−スの診断方式 |
-
1988
- 1988-05-13 JP JP63116056A patent/JPH01286009A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH01286009A (ja) | 1989-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6298320B1 (en) | System and method for testing an embedded microprocessor system containing physical and/or simulated hardware | |
JP3987589B2 (ja) | 集積回路 | |
CA1263759A (en) | Arrangement for on-line diagnostic testing of an off- line standby processor in a duplicated processor configuration | |
JP2996440B2 (ja) | データ処理システムの診断方式 | |
US5754865A (en) | Logical address bus architecture for multiple processor systems | |
EP0929866B1 (en) | Bus interface control circuit | |
US6016525A (en) | Inter-bus bridge circuit with integrated loopback capability and method for use of same | |
JPS63275241A (ja) | 制御リンク | |
AU666625B2 (en) | Scannable interface to non-scannable microprocessor | |
JPH0570853B2 (enrdf_load_stackoverflow) | ||
US5355452A (en) | Dual bus local area network interfacing system | |
JP3427776B2 (ja) | バスインターフェース回路診断方法およびバスインターフェース回路 | |
JPS6218067B2 (enrdf_load_stackoverflow) | ||
JPH03139094A (ja) | 車両用通信装置 | |
JPS60183657A (ja) | 共通バス障害検知方式 | |
JPH0399337A (ja) | データ処理ユニットの診断方法、データ処理ユニット、データ処理システム | |
JPS58137038A (ja) | シリアルインタフエ−スの診断方式 | |
JP3022906B2 (ja) | プログラマブルコントローラの通信方法 | |
JPS6260860B2 (enrdf_load_stackoverflow) | ||
JPH06124271A (ja) | バスアービトレーション方式 | |
JPH03119448A (ja) | データ処理装置 | |
JPH0776947B2 (ja) | 故障診断方法 | |
JP2001313655A (ja) | Ieee1394バス解析方法及び装置 | |
JPS61196647A (ja) | デ−タ通信手順試験の方式 | |
JPH0273433A (ja) | データ転送装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313532 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |