JPH0568863B2 - - Google Patents

Info

Publication number
JPH0568863B2
JPH0568863B2 JP1128810A JP12881089A JPH0568863B2 JP H0568863 B2 JPH0568863 B2 JP H0568863B2 JP 1128810 A JP1128810 A JP 1128810A JP 12881089 A JP12881089 A JP 12881089A JP H0568863 B2 JPH0568863 B2 JP H0568863B2
Authority
JP
Japan
Prior art keywords
oxide film
gate
layer
region
polycrystalline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1128810A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0296378A (ja
Inventor
Shinji Shimizu
Kazuhiro Komori
Yasunobu Osa
Jun Sugiura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1128810A priority Critical patent/JPH0296378A/ja
Publication of JPH0296378A publication Critical patent/JPH0296378A/ja
Publication of JPH0568863B2 publication Critical patent/JPH0568863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42Simultaneous manufacture of periphery and memory cells
    • H10B41/49Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
JP1128810A 1989-05-24 1989-05-24 半導体集積回路装置 Granted JPH0296378A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1128810A JPH0296378A (ja) 1989-05-24 1989-05-24 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1128810A JPH0296378A (ja) 1989-05-24 1989-05-24 半導体集積回路装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2276080A Division JPS56120166A (en) 1980-02-27 1980-02-27 Semiconductor ic device and manufacture thereof

Publications (2)

Publication Number Publication Date
JPH0296378A JPH0296378A (ja) 1990-04-09
JPH0568863B2 true JPH0568863B2 (ko) 1993-09-29

Family

ID=14993980

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1128810A Granted JPH0296378A (ja) 1989-05-24 1989-05-24 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPH0296378A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691217A (en) * 1996-01-03 1997-11-25 Micron Technology, Inc. Semiconductor processing method of forming a pair of field effect transistors having different thickness gate dielectric layers
US8050085B2 (en) 2002-08-29 2011-11-01 Renesas Electronics Corporation Semiconductor processing device and IC card

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51104276A (ja) * 1975-03-12 1976-09-14 Hitachi Ltd Handotaishusekikairo
JPS53120383A (en) * 1977-03-30 1978-10-20 Fujitsu Ltd Production of semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51104276A (ja) * 1975-03-12 1976-09-14 Hitachi Ltd Handotaishusekikairo
JPS53120383A (en) * 1977-03-30 1978-10-20 Fujitsu Ltd Production of semiconductor device

Also Published As

Publication number Publication date
JPH0296378A (ja) 1990-04-09

Similar Documents

Publication Publication Date Title
US4471373A (en) Semiconductor integrated circuit device with memory MISFETS and thin and thick gate insulator MISFETS
US4426764A (en) Semiconductor memory device with peripheral circuits
US4373249A (en) Method of manufacturing a semiconductor integrated circuit device
US4213139A (en) Double level polysilicon series transistor cell
JPS638622B2 (ko)
JPH08255846A (ja) 半導体装置及びその製造方法
KR950034731A (ko) 비휘발성 반도체 메모리장치의 제조방법
GB2080024A (en) Semiconductor Device and Method for Fabricating the Same
US5493139A (en) Electrically erasable PROM (E2 PROM) with thin film peripheral transistor
JPH0449270B2 (ko)
JP2870086B2 (ja) Mos型不揮発性半導体記憶装置の製造方法
JPH0568863B2 (ko)
JPS6315749B2 (ko)
JPH0831539B2 (ja) 不揮発性メモリの製造方法
JP3461107B2 (ja) 半導体集積回路の製造方法
JPS61194764A (ja) 半導体装置の製造方法
JP2701332B2 (ja) 浮遊ゲート型不揮発性半導体記憶装置の製造方法
JP2004534401A (ja) 異なる厚みのゲート酸化物を有する複数のmosトランンジスタを備えた半導体装置の製造方法
JPH07221300A (ja) 半導体装置の製造方法
JPH01208866A (ja) 半導体装置の製造方法
JPS6244700B2 (ko)
JPS6276562A (ja) 半導体装置およびその製造方法
JPS61125165A (ja) 半導体装置の製造方法
JPH0373571A (ja) 半導体メモリ装置とその製造方法
JPH02117166A (ja) 半導体装置