JPH0566613B2 - - Google Patents

Info

Publication number
JPH0566613B2
JPH0566613B2 JP61174822A JP17482286A JPH0566613B2 JP H0566613 B2 JPH0566613 B2 JP H0566613B2 JP 61174822 A JP61174822 A JP 61174822A JP 17482286 A JP17482286 A JP 17482286A JP H0566613 B2 JPH0566613 B2 JP H0566613B2
Authority
JP
Japan
Prior art keywords
data
interface circuit
line
ack signal
data transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61174822A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6329871A (ja
Inventor
Hidetaka Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP61174822A priority Critical patent/JPS6329871A/ja
Publication of JPS6329871A publication Critical patent/JPS6329871A/ja
Publication of JPH0566613B2 publication Critical patent/JPH0566613B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP61174822A 1986-07-24 1986-07-24 データ転送インタフェイス回路の制御装置 Granted JPS6329871A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61174822A JPS6329871A (ja) 1986-07-24 1986-07-24 データ転送インタフェイス回路の制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61174822A JPS6329871A (ja) 1986-07-24 1986-07-24 データ転送インタフェイス回路の制御装置

Publications (2)

Publication Number Publication Date
JPS6329871A JPS6329871A (ja) 1988-02-08
JPH0566613B2 true JPH0566613B2 (US20030157376A1-20030821-M00001.png) 1993-09-22

Family

ID=15985269

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61174822A Granted JPS6329871A (ja) 1986-07-24 1986-07-24 データ転送インタフェイス回路の制御装置

Country Status (1)

Country Link
JP (1) JPS6329871A (US20030157376A1-20030821-M00001.png)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0496135A (ja) * 1990-08-08 1992-03-27 Mitsubishi Electric Corp 計算機システム
JP4341043B2 (ja) 1995-03-06 2009-10-07 真彦 久野 Ｉ／ｏ拡張装置，外部記憶装置，この外部記憶装置へのアクセス方法及び装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57147731A (en) * 1981-03-09 1982-09-11 Meidensha Electric Mfg Co Ltd Common use device for interface

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57147731A (en) * 1981-03-09 1982-09-11 Meidensha Electric Mfg Co Ltd Common use device for interface

Also Published As

Publication number Publication date
JPS6329871A (ja) 1988-02-08

Similar Documents

Publication Publication Date Title
JPS6126102B2 (US20030157376A1-20030821-M00001.png)
JPS63255760A (ja) 制御システム
JP2962787B2 (ja) 通信制御方式
US4310896A (en) Method of interfacing remote units to a central microprocessor
US6058440A (en) Programmable and adaptive resource allocation device and resource use recorder
JPH0566613B2 (US20030157376A1-20030821-M00001.png)
JP2609078B2 (ja) バスインタフェースユニットを利用する集中管理システム
JPS60178561A (ja) 標準デイジタル・インタ−フエイス装置
SU1221656A1 (ru) Многоканальное устройство управлени обменом информацией между ЭВМ
JP2576236B2 (ja) プログラマブルコントローラの通信方法
JPS62204358A (ja) デ−タ通信処理方式
JPH0795734B2 (ja) ポ−リング通信用回路
JPH01147652A (ja) バス制御装置
SU1278871A1 (ru) Устройство дл сопр жени микропроцессорных внешних устройств с каналом ввода-вывода ЭВМ
JPH0526849Y2 (US20030157376A1-20030821-M00001.png)
JP3491403B2 (ja) ワイヤレス入力システム
JP2735112B2 (ja) 数値制御装置のデータ・リード・ライト方式
JP2765042B2 (ja) 変復調装置
JPS59119439A (ja) バツフア・ビジ−回避方式
JPH0736572B2 (ja) データ伝送方式
JPH04216237A (ja) シリアル通信装置
JPS59158150A (ja) ポ−リング制御方式
JPS6378257A (ja) 入出力制御装置
JPH01261706A (ja) プログラマブルコントローラのデータ転送方法
JPS6345661A (ja) バツフアメモリ回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term