JPS57147731A - Common use device for interface - Google Patents

Common use device for interface

Info

Publication number
JPS57147731A
JPS57147731A JP3350981A JP3350981A JPS57147731A JP S57147731 A JPS57147731 A JP S57147731A JP 3350981 A JP3350981 A JP 3350981A JP 3350981 A JP3350981 A JP 3350981A JP S57147731 A JPS57147731 A JP S57147731A
Authority
JP
Japan
Prior art keywords
connector
gate
data
interface
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3350981A
Other languages
Japanese (ja)
Other versions
JPS6360409B2 (en
Inventor
Makoto Minagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP3350981A priority Critical patent/JPS57147731A/en
Publication of JPS57147731A publication Critical patent/JPS57147731A/en
Publication of JPS6360409B2 publication Critical patent/JPS6360409B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To use plural peripheral equipments through one interface by wiring the address and vector of a peripheral equipment to the connector of the peripheral equipment. CONSTITUTION:A connector 28 connected to the signal cable 29 of a printer 3 is inserted into the connector 27 of the printed board side of an interface connected to a bus 100. An address selection part 21 detects an address signal from a CPU to close a data gate 25, and a vector is inputted from a vector setting part 22 to the data 25 through a bus 102. Thus, the gate 25 is turned on to interrupt the CPU1 through a CPU bus 103, and a dta gate 26 is closecd to supply data from the CPU1 to a printer 3 through a data gate 26, a PS/SP conversion part 23, a transmitting and receiving circuit part 24, the connector parts 27 and 28, and the signal cable 29.
JP3350981A 1981-03-09 1981-03-09 Common use device for interface Granted JPS57147731A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3350981A JPS57147731A (en) 1981-03-09 1981-03-09 Common use device for interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3350981A JPS57147731A (en) 1981-03-09 1981-03-09 Common use device for interface

Publications (2)

Publication Number Publication Date
JPS57147731A true JPS57147731A (en) 1982-09-11
JPS6360409B2 JPS6360409B2 (en) 1988-11-24

Family

ID=12388506

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3350981A Granted JPS57147731A (en) 1981-03-09 1981-03-09 Common use device for interface

Country Status (1)

Country Link
JP (1) JPS57147731A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60246467A (en) * 1984-05-22 1985-12-06 Canon Inc Portable type information processor
JPS6329871A (en) * 1986-07-24 1988-02-08 Sharp Corp Interface circuit control system for bidirectional data transfer

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60246467A (en) * 1984-05-22 1985-12-06 Canon Inc Portable type information processor
JPS6329871A (en) * 1986-07-24 1988-02-08 Sharp Corp Interface circuit control system for bidirectional data transfer
JPH0566613B2 (en) * 1986-07-24 1993-09-22 Sharp Kk

Also Published As

Publication number Publication date
JPS6360409B2 (en) 1988-11-24

Similar Documents

Publication Publication Date Title
ES8800565A1 (en) Integrated backplane.
DE3175054D1 (en) Modular data processing system
FR2701174B1 (en) MECHANISM FOR CONNECTING AN INTEGRATED CIRCUIT BOARD TO AN EXTERNAL DEVICE.
DE59504060D1 (en) Fieldbus connection module
JPS57147731A (en) Common use device for interface
GB2116406A (en) Pulse code-transmitting apparatus
JPS5680722A (en) Interprocessor control system
JPS5771006A (en) Sequence controller
JPS56120255A (en) Facsimile device
JPS57117064A (en) Terminal designating device
JPS57181252A (en) Method and device for removing transmission distortion of signal state of data distribution system
KR840000385B1 (en) Bus connection system
JPS54122063A (en) Electronic register
JPS5492141A (en) Interface control system
JPS5640388A (en) Circuit extension system
JPS648435A (en) Printer interfacing device
JPS5734234A (en) Extension of data bus
FR2442479A1 (en) Interface circuit for transmitting data between computers - comprises printed circuit in data concentrator ensuring compatible data speeds into central processor unit
JPS5783837A (en) Information processor
JPS57150017A (en) Direct memory access system
JPS54134526A (en) Terminal equipment
Liskin IEC interface controller using the Elektronika-60 microcomputer.
JPS57154959A (en) Microprocessor device
JPS5574433A (en) Thermocouple temperature reference block
JPS57206969A (en) Fault deciding device of computer system