JPH0562384B2 - - Google Patents

Info

Publication number
JPH0562384B2
JPH0562384B2 JP59152098A JP15209884A JPH0562384B2 JP H0562384 B2 JPH0562384 B2 JP H0562384B2 JP 59152098 A JP59152098 A JP 59152098A JP 15209884 A JP15209884 A JP 15209884A JP H0562384 B2 JPH0562384 B2 JP H0562384B2
Authority
JP
Japan
Prior art keywords
module
signal
bus
predetermined period
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP59152098A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6132162A (ja
Inventor
Masayuki Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Holdings Corp
Original Assignee
Fuji Photo Film Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Photo Film Co Ltd filed Critical Fuji Photo Film Co Ltd
Priority to JP15209884A priority Critical patent/JPS6132162A/ja
Publication of JPS6132162A publication Critical patent/JPS6132162A/ja
Publication of JPH0562384B2 publication Critical patent/JPH0562384B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
JP15209884A 1984-07-24 1984-07-24 情報転送の競合防止回路 Granted JPS6132162A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15209884A JPS6132162A (ja) 1984-07-24 1984-07-24 情報転送の競合防止回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15209884A JPS6132162A (ja) 1984-07-24 1984-07-24 情報転送の競合防止回路

Publications (2)

Publication Number Publication Date
JPS6132162A JPS6132162A (ja) 1986-02-14
JPH0562384B2 true JPH0562384B2 (OSRAM) 1993-09-08

Family

ID=15533003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15209884A Granted JPS6132162A (ja) 1984-07-24 1984-07-24 情報転送の競合防止回路

Country Status (1)

Country Link
JP (1) JPS6132162A (OSRAM)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0789347B2 (ja) * 1986-09-19 1995-09-27 富士通株式会社 バス優先順位決定回路
US4941126A (en) * 1987-07-24 1990-07-10 Advanced Micro Devices, Inc. Weak/strong bus driver
JPH09179817A (ja) * 1995-12-26 1997-07-11 Saitama Nippon Denki Kk バスアクセス方式
US6182183B1 (en) 1998-11-13 2001-01-30 Sonics, Inc. Communications system and method with multilevel connection identification

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6019819B2 (ja) * 1980-04-02 1985-05-18 富士電機株式会社 バス使用権制御方式
US4486826A (en) * 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
JPS58168124A (ja) * 1982-03-30 1983-10-04 Fujitsu Ltd バス選択の異常検出方式

Also Published As

Publication number Publication date
JPS6132162A (ja) 1986-02-14

Similar Documents

Publication Publication Date Title
US6557069B1 (en) Processor-memory bus architecture for supporting multiple processors
US6526469B1 (en) Bus architecture employing varying width uni-directional command bus
US4363094A (en) Communications processor
US4763249A (en) Bus device for use in a computer system having a synchronous bus
US6233635B1 (en) Diagnostic/control system using a multi-level I2C bus
US4381542A (en) System for interrupt arbitration
US5218690A (en) Vme-multibus ii interface adapter for protocol conversion and for monitoring and discriminating accesses on the multibus ii system bus
JPS5837585B2 (ja) ケイサンキソウチ
US5469435A (en) Bus deadlock avoidance during master split-transactions
US7581049B2 (en) Bus controller
JPS6043546B2 (ja) デ−タ転送異常処理方式
JPH0562384B2 (OSRAM)
GB1595471A (en) Computer system
JPS602710B2 (ja) 複合計算機システム
JPS5930292B2 (ja) ソウチカンケツゴウホウシキ
US5398233A (en) Method of resetting coupled modules and system using the method
JPH07109599B2 (ja) 処理システムの情報転送装置
JPS6160162A (ja) バス調停方式
JPS593775B2 (ja) バス要求処理装置
EP0284094B1 (en) Tandem priority resolver
KR100243868B1 (ko) 주 전산기에서의 중재로직 방법
JP2001022710A (ja) 複数のバス制御装置を有するシステム
JPS5834858B2 (ja) デ−タ交換制御方式
JPS6128146B2 (OSRAM)
JPH04257957A (ja) バス切替制御におけるエラー処理方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees