JPH0562383B2 - - Google Patents
Info
- Publication number
- JPH0562383B2 JPH0562383B2 JP60033215A JP3321585A JPH0562383B2 JP H0562383 B2 JPH0562383 B2 JP H0562383B2 JP 60033215 A JP60033215 A JP 60033215A JP 3321585 A JP3321585 A JP 3321585A JP H0562383 B2 JPH0562383 B2 JP H0562383B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- address
- read
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60033215A JPS61193252A (ja) | 1985-02-21 | 1985-02-21 | アドレス変換装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60033215A JPS61193252A (ja) | 1985-02-21 | 1985-02-21 | アドレス変換装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61193252A JPS61193252A (ja) | 1986-08-27 |
| JPH0562383B2 true JPH0562383B2 (cs) | 1993-09-08 |
Family
ID=12380222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60033215A Granted JPS61193252A (ja) | 1985-02-21 | 1985-02-21 | アドレス変換装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61193252A (cs) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5930139A (ja) * | 1982-08-10 | 1984-02-17 | Mitsubishi Electric Corp | ビツトパタ−ン比較装置 |
| JPS5966728A (ja) * | 1982-10-08 | 1984-04-16 | Hitachi Micro Comput Eng Ltd | マイクロコンピユ−タシステムのアドレスデコ−ド回路 |
-
1985
- 1985-02-21 JP JP60033215A patent/JPS61193252A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61193252A (ja) | 1986-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4445170A (en) | Computer segmented memory management technique wherein two expandable memory portions are contained within a single segment | |
| JPS60157646A (ja) | メモリバンク切換装置 | |
| EP0217479A2 (en) | Information processing unit | |
| JPH0562383B2 (cs) | ||
| JPS644207B2 (cs) | ||
| JPS5911980B2 (ja) | ランダムアクセスメモリソウチ | |
| GB2228813A (en) | Data array conversion | |
| JPH0447920B2 (cs) | ||
| JPH07160392A (ja) | キーコード可変キーボード | |
| JP2891163B2 (ja) | アドレス変換装置 | |
| JPH0444691A (ja) | メモリー装置 | |
| JPH05108477A (ja) | メモリアクセス方式 | |
| JPH0512883A (ja) | シーケンシヤルメモリ | |
| JPH03276357A (ja) | i/oアドレス変換方式 | |
| JP2687679B2 (ja) | プログラム開発装置 | |
| JPS5913766B2 (ja) | アドレス制御方式 | |
| JPS593440Y2 (ja) | メモリ選択装置 | |
| US4841298A (en) | Bit pattern conversion system | |
| JPH05289938A (ja) | メモリアクセス装置 | |
| JPS6257043A (ja) | メモリ回路 | |
| JPS6312057A (ja) | バス制御方式 | |
| JPH0222938A (ja) | タイムスロット切替方法 | |
| JPH0637339Y2 (ja) | 波形記憶装置 | |
| JPS6242308B2 (cs) | ||
| JPS60250450A (ja) | メモリエリア切換回路 |