JPH0560625B2 - - Google Patents

Info

Publication number
JPH0560625B2
JPH0560625B2 JP23575786A JP23575786A JPH0560625B2 JP H0560625 B2 JPH0560625 B2 JP H0560625B2 JP 23575786 A JP23575786 A JP 23575786A JP 23575786 A JP23575786 A JP 23575786A JP H0560625 B2 JPH0560625 B2 JP H0560625B2
Authority
JP
Japan
Prior art keywords
master
busy
slave
access
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP23575786A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6389956A (ja
Inventor
Toshuki Muta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23575786A priority Critical patent/JPS6389956A/ja
Publication of JPS6389956A publication Critical patent/JPS6389956A/ja
Publication of JPH0560625B2 publication Critical patent/JPH0560625B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)
JP23575786A 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法 Granted JPS6389956A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23575786A JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23575786A JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Publications (2)

Publication Number Publication Date
JPS6389956A JPS6389956A (ja) 1988-04-20
JPH0560625B2 true JPH0560625B2 (nl) 1993-09-02

Family

ID=16990782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23575786A Granted JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Country Status (1)

Country Link
JP (1) JPS6389956A (nl)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5140680A (en) * 1988-04-13 1992-08-18 Rockwell International Corporation Method and apparatus for self-timed digital data transfer and bus arbitration
JP5111940B2 (ja) * 2007-05-31 2013-01-09 株式会社東芝 情報処理装置及びアクセス制御方法
JP2009264326A (ja) * 2008-04-28 2009-11-12 Toyota Motor Corp 内燃機関の制御装置
CN106462526B (zh) * 2014-02-07 2019-12-31 安晟信医疗科技控股公司 用于多主总线协议的方法及装置

Also Published As

Publication number Publication date
JPS6389956A (ja) 1988-04-20

Similar Documents

Publication Publication Date Title
US4449183A (en) Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
EP0476990A2 (en) Dynamic bus arbitration
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
US5293491A (en) Data processing system and memory controller for lock semaphore operations
JPH06231074A (ja) システムバスの多重アクセス方式
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
WO2007105376A1 (ja) 集積回路、及び集積回路システム
JPH0560625B2 (nl)
US7302508B2 (en) Apparatus and method for high speed data transfer
EP0130471A2 (en) Interface controller for connecting multiple asynchronous buses and data processing system including such controller
JPS61166647A (ja) マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法
JP3240863B2 (ja) 調停回路
JPH02281356A (ja) 共有メモリ装置
US20020069311A1 (en) Bus control device
JP2001318906A (ja) マルチプロセッサ装置
JPH0290382A (ja) 半導体集積回路
JPH06149749A (ja) 複数プロセッサ間におけるデータ転送方式
JP2632049B2 (ja) マルチプロセッサシステム
JP2637319B2 (ja) 直接メモリアクセス回路
KR100191242B1 (ko) 데이타 전송장치
JPH0575140B2 (nl)
JPH0528861B2 (nl)
JPS61275954A (ja) データ処理装置
JPH0658656B2 (ja) データ転送システム
JPH08212171A (ja) マルチプロセッサシステムのバス転送方式