JPH0556547B2 - - Google Patents

Info

Publication number
JPH0556547B2
JPH0556547B2 JP61164951A JP16495186A JPH0556547B2 JP H0556547 B2 JPH0556547 B2 JP H0556547B2 JP 61164951 A JP61164951 A JP 61164951A JP 16495186 A JP16495186 A JP 16495186A JP H0556547 B2 JPH0556547 B2 JP H0556547B2
Authority
JP
Japan
Prior art keywords
processor
command
status
slave
main processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61164951A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6320556A (ja
Inventor
Katsumi Inasawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16495186A priority Critical patent/JPS6320556A/ja
Publication of JPS6320556A publication Critical patent/JPS6320556A/ja
Publication of JPH0556547B2 publication Critical patent/JPH0556547B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP16495186A 1986-07-14 1986-07-14 情報処理装置 Granted JPS6320556A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16495186A JPS6320556A (ja) 1986-07-14 1986-07-14 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16495186A JPS6320556A (ja) 1986-07-14 1986-07-14 情報処理装置

Publications (2)

Publication Number Publication Date
JPS6320556A JPS6320556A (ja) 1988-01-28
JPH0556547B2 true JPH0556547B2 (enrdf_load_stackoverflow) 1993-08-19

Family

ID=15802961

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16495186A Granted JPS6320556A (ja) 1986-07-14 1986-07-14 情報処理装置

Country Status (1)

Country Link
JP (1) JPS6320556A (enrdf_load_stackoverflow)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2466808A1 (fr) * 1979-09-28 1981-04-10 Ibm France Systeme pour controler la duree de l'intervalle de temps entre blocs dans un systeme de communication calculateur a calculateur
JPS58195919A (ja) * 1982-05-11 1983-11-15 Fujitsu Ltd 出力フアイルの出力予想時間表示方式
JPS61134862A (ja) * 1984-12-06 1986-06-21 Fujitsu Ltd Ｃｐｕウエイト時間制御方式
JPS61151740A (ja) * 1984-12-26 1986-07-10 Hitachi Ltd コマンドの応答時間推定方式

Also Published As

Publication number Publication date
JPS6320556A (ja) 1988-01-28

Similar Documents

Publication Publication Date Title
JPH0556547B2 (enrdf_load_stackoverflow)
US3729713A (en) Data processing peripheral subsystems
JP2836081B2 (ja) ディスク制御回路
JPH056898B2 (enrdf_load_stackoverflow)
US6463482B1 (en) Control, of conflict between MPC transfer and DMC transfer with measurement of instruction execution time
JP2570847B2 (ja) データ転送方式
JP3214079B2 (ja) Ｃｐｕの異常検出装置
JPS6117016B2 (enrdf_load_stackoverflow)
JPS6356737B2 (enrdf_load_stackoverflow)
JP2560411B2 (ja) 磁気テ−プ処理装置の制御方法
JPS6220584B2 (enrdf_load_stackoverflow)
JPS6051141B2 (ja) プログラム暴走検出方式
JPH0476860A (ja) ディスクサブシステム
JP3172217B2 (ja) カード実装状態検出機能を備えた制御装置
JPS6231407B2 (enrdf_load_stackoverflow)
JP2858493B2 (ja) 障害情報保存方式
JPS5985179A (ja) 相互監視方式
JPS6297164A (ja) 磁気テ−プ制御装置
JPH0354923Y2 (enrdf_load_stackoverflow)
JPS6028986Y2 (ja) デ−タ処理装置
JPS63247970A (ja) 磁気テ−プ装置の制御装置
JPS63201861A (ja) インタ−フエイス切替装置
JPH05158627A (ja) ディスク装置
JPS62152048A (ja) 暴走監視回路
JPS61216153A (ja) 磁気テ−プ装置