JPH0550016B2 - - Google Patents

Info

Publication number
JPH0550016B2
JPH0550016B2 JP1004783A JP478389A JPH0550016B2 JP H0550016 B2 JPH0550016 B2 JP H0550016B2 JP 1004783 A JP1004783 A JP 1004783A JP 478389 A JP478389 A JP 478389A JP H0550016 B2 JPH0550016 B2 JP H0550016B2
Authority
JP
Japan
Prior art keywords
debugging
rom
program
asic
microcomputer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP1004783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02186448A (ja
Inventor
Yasuhiro Kunioka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Chemi Con Corp
Original Assignee
Nippon Chemi Con Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Chemi Con Corp filed Critical Nippon Chemi Con Corp
Priority to JP1004783A priority Critical patent/JPH02186448A/ja
Priority to DE1990618273 priority patent/DE69018273T2/de
Priority to EP19900100664 priority patent/EP0378242B1/en
Publication of JPH02186448A publication Critical patent/JPH02186448A/ja
Publication of JPH0550016B2 publication Critical patent/JPH0550016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3664—Environments for testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Microcomputers (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP1004783A 1989-01-13 1989-01-13 デバッグ環境を備えた集積回路 Granted JPH02186448A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP1004783A JPH02186448A (ja) 1989-01-13 1989-01-13 デバッグ環境を備えた集積回路
DE1990618273 DE69018273T2 (de) 1989-01-13 1990-01-13 Integrierte Schaltung mit einer Austestumgebung.
EP19900100664 EP0378242B1 (en) 1989-01-13 1990-01-13 Integrated circuit with a debug environment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1004783A JPH02186448A (ja) 1989-01-13 1989-01-13 デバッグ環境を備えた集積回路

Publications (2)

Publication Number Publication Date
JPH02186448A JPH02186448A (ja) 1990-07-20
JPH0550016B2 true JPH0550016B2 (US20030037225A1-20030220-P00001.png) 1993-07-27

Family

ID=11593409

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1004783A Granted JPH02186448A (ja) 1989-01-13 1989-01-13 デバッグ環境を備えた集積回路

Country Status (3)

Country Link
EP (1) EP0378242B1 (US20030037225A1-20030220-P00001.png)
JP (1) JPH02186448A (US20030037225A1-20030220-P00001.png)
DE (1) DE69018273T2 (US20030037225A1-20030220-P00001.png)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU649476B2 (en) * 1991-09-18 1994-05-26 Alcatel N.V. Integrated circuit comprising a standard cell, an application cell and a test cell
JP3671667B2 (ja) 1998-03-31 2005-07-13 セイコーエプソン株式会社 マイクロコンピュータ、電子機器及びデバッグシステム
US6938244B1 (en) * 1999-05-11 2005-08-30 Microsoft Corp. Interlaced protocol for smart card application development
JP2002202900A (ja) 2000-12-28 2002-07-19 Seiko Epson Corp デバッグ装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58105366A (ja) * 1981-12-16 1983-06-23 Fujitsu Ltd デバツグ機能を持つマイクロコンピユ−タ
JPS58129559A (ja) * 1982-01-26 1983-08-02 Nec Corp デバツガ
JPS58129557A (ja) * 1982-01-27 1983-08-02 Hitachi Ltd デ−タ処理システムにおけるプログラムのデバツグ用デ−タ収集処理方法
JPS59186448A (ja) * 1983-04-08 1984-10-23 Fujitsu Ltd 計算機網における状態情報管理制御方式
JPS6041140A (ja) * 1983-08-16 1985-03-04 Nec Corp 半導体集積回路内蔵ｒｏｍのデバツグ装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4527234A (en) * 1982-08-02 1985-07-02 Texas Instruments Incorporated Emulator device including a semiconductor substrate having the emulated device embodied in the same semiconductor substrate
US4796258A (en) * 1986-06-23 1989-01-03 Tektronix, Inc. Microprocessor system debug tool

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58105366A (ja) * 1981-12-16 1983-06-23 Fujitsu Ltd デバツグ機能を持つマイクロコンピユ−タ
JPS58129559A (ja) * 1982-01-26 1983-08-02 Nec Corp デバツガ
JPS58129557A (ja) * 1982-01-27 1983-08-02 Hitachi Ltd デ−タ処理システムにおけるプログラムのデバツグ用デ−タ収集処理方法
JPS59186448A (ja) * 1983-04-08 1984-10-23 Fujitsu Ltd 計算機網における状態情報管理制御方式
JPS6041140A (ja) * 1983-08-16 1985-03-04 Nec Corp 半導体集積回路内蔵ｒｏｍのデバツグ装置

Also Published As

Publication number Publication date
EP0378242A3 (en) 1991-07-24
DE69018273D1 (de) 1995-05-11
EP0378242B1 (en) 1995-04-05
JPH02186448A (ja) 1990-07-20
DE69018273T2 (de) 1995-12-21
EP0378242A2 (en) 1990-07-18

Similar Documents

Publication Publication Date Title
EP0911735B1 (en) Microprocessor test system
US6668339B1 (en) Microprocessor having a debug interruption function
US6311292B1 (en) Circuit, architecture and method for analyzing the operation of a digital processing system
JPH011039A (ja) インサーキット・エミュレータ
US20020144235A1 (en) Debugging embedded systems
JPS6360424B2 (US20030037225A1-20030220-P00001.png)
JPH0550016B2 (US20030037225A1-20030220-P00001.png)
Yeh et al. On the interface between QEMU and SystemC for hardware modeling
JPH0727472B2 (ja) デバッグ環境を備えた集積回路
US20020188813A1 (en) On-chip hardware breakpoint generator with comprehensive memory operation detection
JPH08272770A (ja) マイクロコントローラディベロップメントシステム
JP3424548B2 (ja) 組み込み機器用ソフトウエア論理シミュレータ
JPS62197831A (ja) デ−タ処理装置
JP2001209555A (ja) 入出力エミュレーション装置、入出力装置のエミュレーション方法および入出力装置エミュレーションプログラムを記録した記録媒体
JPS63291135A (ja) マイクロコンピュ−タ開発装置
JP2643790B2 (ja) エミュレータ
JPS63271542A (ja) Ｒｏｍデバツガ
JPH0477834A (ja) インサーキットエミュレータ
JP3166667B2 (ja) エミュレーション用マイクロコンピュータ
JPH05342377A (ja) マイクロコンピュータ
JPS59202548A (ja) デバツグ装置
JPH021032A (ja) エミュレーション・チップ
JPS63289653A (ja) インサ−キツトエミユレ−タ
JPH1173344A (ja) エミュレータ
JPH0373011B2 (US20030037225A1-20030220-P00001.png)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees