JPH0537313Y2 - - Google Patents
Info
- Publication number
- JPH0537313Y2 JPH0537313Y2 JP1985098582U JP9858285U JPH0537313Y2 JP H0537313 Y2 JPH0537313 Y2 JP H0537313Y2 JP 1985098582 U JP1985098582 U JP 1985098582U JP 9858285 U JP9858285 U JP 9858285U JP H0537313 Y2 JPH0537313 Y2 JP H0537313Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- mpu
- peripheral device
- chip select
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985098582U JPH0537313Y2 (enrdf_load_html_response) | 1985-06-28 | 1985-06-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985098582U JPH0537313Y2 (enrdf_load_html_response) | 1985-06-28 | 1985-06-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS629850U JPS629850U (enrdf_load_html_response) | 1987-01-21 |
JPH0537313Y2 true JPH0537313Y2 (enrdf_load_html_response) | 1993-09-21 |
Family
ID=30966650
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985098582U Expired - Lifetime JPH0537313Y2 (enrdf_load_html_response) | 1985-06-28 | 1985-06-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0537313Y2 (enrdf_load_html_response) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54527A (en) * | 1977-06-03 | 1979-01-05 | Hitachi Ltd | Control circuit for terminal unit |
-
1985
- 1985-06-28 JP JP1985098582U patent/JPH0537313Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS629850U (enrdf_load_html_response) | 1987-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5793688A (en) | Method for multiple latency synchronous dynamic random access memory | |
US5623638A (en) | Memory control unit with programmable edge generator to minimize delay periods for critical DRAM timing parameters | |
US5388250A (en) | Apparatus and method for guaranteeing strobe separation timing | |
JPH0537313Y2 (enrdf_load_html_response) | ||
EP0426169A2 (en) | Optical data filing system with improved memory read/write control | |
US5623648A (en) | Controller for initiating insertion of wait states on a signal bus | |
US5088035A (en) | System for accelerating execution of program instructions by a microprocessor | |
JPS6129489A (ja) | ダイナミツクメモリ制御方式 | |
JPH0568750B2 (enrdf_load_html_response) | ||
JP2818563B2 (ja) | 同期式メモリ | |
JP2544015B2 (ja) | マイクロプログラム処理装置 | |
JPS62125460A (ja) | I/oアクセス方式 | |
JPH06251521A (ja) | ディスク装置の制御装置 | |
JPH0445063Y2 (enrdf_load_html_response) | ||
JPH0340057A (ja) | データ転送装置 | |
JPH11273380A (ja) | Lsi動作モード設定信号取り込み方法およびモード信号取り込み機能つきlsi | |
JPS6277659A (ja) | 記憶装置のデ−タアクセス制御装置 | |
JP3147367B2 (ja) | 主記憶制御回路 | |
JP3045731B2 (ja) | シーケンス制御方式 | |
JPH07182066A (ja) | Lsiおよびそのクロック信号制御方法 | |
JPH0520868A (ja) | メモリアクセス方法 | |
JPS6252591A (ja) | 画面メモリのアクセス制御方式 | |
JPH07334412A (ja) | 画像データ転送回路 | |
JPS61280194A (ja) | 保持メモリ制御方式 | |
JPS58105626U (ja) | 非同期入力コマンド信号によるタイミングパルス発生回路 |