JPH0535618B2 - - Google Patents
Info
- Publication number
- JPH0535618B2 JPH0535618B2 JP59260567A JP26056784A JPH0535618B2 JP H0535618 B2 JPH0535618 B2 JP H0535618B2 JP 59260567 A JP59260567 A JP 59260567A JP 26056784 A JP26056784 A JP 26056784A JP H0535618 B2 JPH0535618 B2 JP H0535618B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- bit
- input
- bits
- judgment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59260567A JPS61139140A (ja) | 1984-12-10 | 1984-12-10 | フレ−ム同期回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59260567A JPS61139140A (ja) | 1984-12-10 | 1984-12-10 | フレ−ム同期回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61139140A JPS61139140A (ja) | 1986-06-26 |
JPH0535618B2 true JPH0535618B2 (enrdf_load_html_response) | 1993-05-27 |
Family
ID=17349741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59260567A Granted JPS61139140A (ja) | 1984-12-10 | 1984-12-10 | フレ−ム同期回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61139140A (enrdf_load_html_response) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS553265A (en) * | 1978-06-22 | 1980-01-11 | Nec Corp | Reception timing device for digital code |
-
1984
- 1984-12-10 JP JP59260567A patent/JPS61139140A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61139140A (ja) | 1986-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2916045B2 (ja) | Fifoモジュール | |
GB1300029A (en) | Information buffer unit | |
US4639920A (en) | Data interpolating circuit using a two data word memory | |
JPS5923647A (ja) | 直列デ−タ信号の変換方法および変換回路 | |
JPH0535618B2 (enrdf_load_html_response) | ||
JPS58168347A (ja) | 同期符号検出回路 | |
KR860003555A (ko) | 디스크 제어기용 비트스트림 구성장치 | |
JPS6386630A (ja) | 並列伝送路におけるフレ−ム同期方式 | |
JPS61237539A (ja) | フレ−ム変換回路 | |
JP2538095B2 (ja) | 同期保護回路 | |
JP2679734B2 (ja) | 多重化同期保護回路 | |
JPS6143791B2 (enrdf_load_html_response) | ||
KR890000056B1 (ko) | 시분할 다중 통신 시스템의 데이터 동기회로 | |
JPS63215236A (ja) | パタ−ン検出器 | |
JPH0262982B2 (enrdf_load_html_response) | ||
JPH0520864A (ja) | Fifoメモリ容量拡張回路 | |
JPH05175829A (ja) | データ入出力方法および装置 | |
JP2000207287A (ja) | 記憶装置 | |
JPH0879012A (ja) | ディジタルフィルタ | |
JPH0317257B2 (enrdf_load_html_response) | ||
JPH0430234A (ja) | エラー検出回路 | |
JPH01231445A (ja) | データ正誤判定回路 | |
JPS607315B2 (ja) | デイジタル相関検出器 | |
JPS607815B2 (ja) | 桁あふれ検出及び訂正回路 | |
JPS61296572A (ja) | 時間軸補正装置 |