JPH0533558B2 - - Google Patents
Info
- Publication number
- JPH0533558B2 JPH0533558B2 JP61120130A JP12013086A JPH0533558B2 JP H0533558 B2 JPH0533558 B2 JP H0533558B2 JP 61120130 A JP61120130 A JP 61120130A JP 12013086 A JP12013086 A JP 12013086A JP H0533558 B2 JPH0533558 B2 JP H0533558B2
- Authority
- JP
- Japan
- Prior art keywords
- board
- expansion
- interface
- section
- boards
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 claims description 17
- 238000003780 insertion Methods 0.000 claims description 8
- 230000037431 insertion Effects 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
- 238000009434 installation Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Landscapes
- Mounting Of Printed Circuit Boards And The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61120130A JPS62277799A (ja) | 1986-05-27 | 1986-05-27 | 基板増設方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61120130A JPS62277799A (ja) | 1986-05-27 | 1986-05-27 | 基板増設方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62277799A JPS62277799A (ja) | 1987-12-02 |
| JPH0533558B2 true JPH0533558B2 (enrdf_load_stackoverflow) | 1993-05-19 |
Family
ID=14778714
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61120130A Granted JPS62277799A (ja) | 1986-05-27 | 1986-05-27 | 基板増設方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62277799A (enrdf_load_stackoverflow) |
-
1986
- 1986-05-27 JP JP61120130A patent/JPS62277799A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62277799A (ja) | 1987-12-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2009539C1 (ru) | Плата расширения вычислительной системы | |
| US5793998A (en) | Method and apparatus for interconnection of multiple modules | |
| US6438625B1 (en) | System and method for automatically identifying slots in a backplane | |
| HK1041540A1 (en) | Method and apparatus for maintaining load balance on a graphics bus when an upgrade device is installed | |
| US6473822B1 (en) | Digital signal processing apparatus | |
| KR890002472B1 (ko) | 마이크로 컴퓨터 시스템 | |
| JP3800937B2 (ja) | ブリッジボード | |
| US20060080484A1 (en) | System having a module adapted to be included in the system in place of a processor | |
| JPH01205222A (ja) | コネクタ共用化装置 | |
| KR100350031B1 (ko) | 프로그래머블제어기시스템에서베이스보드와,그위에장착된전원유니트및cpu유니트 | |
| JPH0533558B2 (enrdf_load_stackoverflow) | ||
| JP3220026B2 (ja) | マスタスレーブ自動設定システム | |
| JPS6227409B2 (enrdf_load_stackoverflow) | ||
| JPS63187747A (ja) | ２重冗長バスネツトワ−ク装置 | |
| KR100235248B1 (ko) | 신호케이블에 따른 하드웨어간 연결상태를 점검하는 시스템 | |
| JP3458962B2 (ja) | 電気回路装置 | |
| JPH10105287A (ja) | 拡張ボードの接続方式 | |
| US6499071B1 (en) | Interconnection system | |
| GB2153567A (en) | Arrangements for enabling the connection of one or more additional devices to a computer | |
| JP2850790B2 (ja) | 配線筐体を用いた配線システム | |
| JP3388254B2 (ja) | ネスト | |
| JP3093052B2 (ja) | ケーブル誤接続補償回路 | |
| US6239714B1 (en) | Controller for use in an interconnection system | |
| JP2833890B2 (ja) | Ｖ．２４／ｖ．２８ ・ｖ．３５ 兼用インタフェース回路 | |
| JPH0738961Y2 (ja) | 動作モード設定回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |