JPH05326887A - スタティックランダムアクセスメモリセル - Google Patents

スタティックランダムアクセスメモリセル

Info

Publication number
JPH05326887A
JPH05326887A JP4329520A JP32952092A JPH05326887A JP H05326887 A JPH05326887 A JP H05326887A JP 4329520 A JP4329520 A JP 4329520A JP 32952092 A JP32952092 A JP 32952092A JP H05326887 A JPH05326887 A JP H05326887A
Authority
JP
Japan
Prior art keywords
area
gate
cell
forming
moat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4329520A
Other languages
English (en)
Japanese (ja)
Inventor
Mark S Rodder
エス．ロダー マーク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH05326887A publication Critical patent/JPH05326887A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/418—Address circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H10W20/0698—

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
JP4329520A 1991-12-09 1992-12-09 スタティックランダムアクセスメモリセル Pending JPH05326887A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/805,393 US5264385A (en) 1991-12-09 1991-12-09 SRAM design with no moat-to-moat spacing
US805393 1991-12-09

Publications (1)

Publication Number Publication Date
JPH05326887A true JPH05326887A (ja) 1993-12-10

Family

ID=25191448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4329520A Pending JPH05326887A (ja) 1991-12-09 1992-12-09 スタティックランダムアクセスメモリセル

Country Status (6)

Country Link
US (1) US5264385A (enExample)
EP (1) EP0548675B1 (enExample)
JP (1) JPH05326887A (enExample)
KR (1) KR100302091B1 (enExample)
DE (1) DE69231030T2 (enExample)
TW (1) TW281768B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490648B1 (ko) * 2000-10-04 2005-05-24 주식회사 하이닉스반도체 에스램셀의 제조 방법

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5554874A (en) * 1995-06-05 1996-09-10 Quantum Effect Design, Inc. Six-transistor cell with wide bit-line pitch, double words lines, and bit-line contact shared among four cells
KR100214843B1 (ko) * 1996-03-29 1999-08-02 김주용 반도체 소자 및 그의 제조방법
US6326257B1 (en) * 2001-02-13 2001-12-04 United Microelectronics Corp. Method of fabricating static random access memory with spacers
JP2003133417A (ja) * 2001-10-26 2003-05-09 Matsushita Electric Ind Co Ltd 半導体集積回路装置及びその設計方法
DE102004037087A1 (de) 2004-07-30 2006-03-23 Advanced Micro Devices, Inc., Sunnyvale Selbstvorspannende Transistorstruktur und SRAM-Zellen mit weniger als sechs Transistoren
DE102008007029B4 (de) 2008-01-31 2014-07-03 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Betrieb einer elektronischen Schaltung mit körpergesteuertem Doppelkanaltransistor und SRAM-Zelle mit körpergesteuertem Doppelkanaltransistor
KR102178732B1 (ko) * 2013-12-20 2020-11-13 삼성전자주식회사 반도체 소자

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4416049A (en) * 1970-05-30 1983-11-22 Texas Instruments Incorporated Semiconductor integrated circuit with vertical implanted polycrystalline silicon resistor
US4408385A (en) * 1978-06-15 1983-10-11 Texas Instruments Incorporated Semiconductor integrated circuit with implanted resistor element in polycrystalline silicon layer
JPS5954260A (ja) * 1982-09-22 1984-03-29 Hitachi Ltd 半導体記憶装置およびその製造方法
US4804636A (en) * 1985-05-01 1989-02-14 Texas Instruments Incorporated Process for making integrated circuits having titanium nitride triple interconnect
US4774203A (en) * 1985-10-25 1988-09-27 Hitachi, Ltd. Method for making static random-access memory device
JP2892683B2 (ja) * 1989-05-29 1999-05-17 株式会社日立製作所 半導体記憶装置およびその製造方法
JP2547800B2 (ja) * 1987-11-30 1996-10-23 株式会社日立製作所 半導体集積回路装置及びその製造方法
JPH03218667A (ja) * 1989-11-01 1991-09-26 Hitachi Ltd 半導体記憶装置
DE69011038T2 (de) * 1989-11-02 1995-01-05 Seiko Epson Corp Integrierte Halbleiterschaltung.
JPH0831534B2 (ja) * 1989-11-24 1996-03-27 シャープ株式会社 半導体記憶装置及びその製造方法
US5124774A (en) * 1990-01-12 1992-06-23 Paradigm Technology, Inc. Compact SRAM cell layout
EP0469217B1 (en) * 1990-07-31 1996-04-10 International Business Machines Corporation Method of forming stacked self-aligned polysilicon PFET devices and structures resulting therefrom
US5114879A (en) * 1990-11-30 1992-05-19 Texas Instruments Incorporated Method of forming a microelectronic contact

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490648B1 (ko) * 2000-10-04 2005-05-24 주식회사 하이닉스반도체 에스램셀의 제조 방법

Also Published As

Publication number Publication date
TW281768B (enExample) 1996-07-21
EP0548675A2 (en) 1993-06-30
DE69231030T2 (de) 2000-11-02
KR930014991A (ko) 1993-07-23
DE69231030D1 (de) 2000-06-15
EP0548675B1 (en) 2000-05-10
US5264385A (en) 1993-11-23
KR100302091B1 (ko) 2001-10-22
EP0548675A3 (en) 1995-09-20

Similar Documents

Publication Publication Date Title
US5536674A (en) Process for forming a static-random-access memory cell
US5814895A (en) Static random access memory having transistor elements formed on side walls of a trench in a semiconductor substrate
US5122857A (en) Semiconductor memory device having first and second selecting lines for accessing memory cells
US5377139A (en) Process forming an integrated circuit
US5296729A (en) Semiconductor memory device having static random access memory
US5034797A (en) Semiconductor memory devices having stacked polycrystalline silicon transistors
KR100306931B1 (ko) 반도체 집적회로장치 및 그 제조방법
EP0506089B1 (en) Static random access type semiconductor memory device
US5343066A (en) Semiconductor device and method of manufacturing same
US20250054535A1 (en) Integrated scaling and stretching platform for optimizing monolithic integration and/or heterogeneous integration in a single semiconductor die
US5460995A (en) Fully CMOS-type SRAM device and method for fabricating the same
US5348901A (en) Interconnect and resistor for integrated circuits
JPH09116027A (ja) 半導体装置及びその製造方法
US5536962A (en) Semiconductor device having a buried channel transistor
US4797717A (en) Semiconductor memory device
JP3633873B2 (ja) 集積回路アセンブリとその製造方法
JPS61292951A (ja) 半導体集積回路装置の製法
JPH05326887A (ja) スタティックランダムアクセスメモリセル
US4785342A (en) Static random access memory having structure of first-, second- and third-level conductive films
US5107322A (en) Wiring or conductor interconnect for a semiconductor device or the like
US5714778A (en) Semiconductor device including memory cell having a capacitance element added to a node of the cell
US5570311A (en) SRAM semiconductor device
JP3212652B2 (ja) 半導体メモリ装置の製造方法
US4400797A (en) Read only memory using static induction transistor
EP0146356B1 (en) Static memory cell having electrical elements on two levels