JPH0527981B2 - - Google Patents

Info

Publication number
JPH0527981B2
JPH0527981B2 JP59135410A JP13541084A JPH0527981B2 JP H0527981 B2 JPH0527981 B2 JP H0527981B2 JP 59135410 A JP59135410 A JP 59135410A JP 13541084 A JP13541084 A JP 13541084A JP H0527981 B2 JPH0527981 B2 JP H0527981B2
Authority
JP
Japan
Prior art keywords
circuit
cell
cells
power supply
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59135410A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6114734A (ja
Inventor
Nobuhiko Aneba
Shigenori Baba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59135410A priority Critical patent/JPS6114734A/ja
Priority to KR1019850004145A priority patent/KR900000202B1/ko
Priority to US06/748,599 priority patent/US4701778A/en
Priority to CA000485482A priority patent/CA1219380A/en
Priority to DE8585304629T priority patent/DE3571102D1/de
Priority to EP85304629A priority patent/EP0167365B1/en
Publication of JPS6114734A publication Critical patent/JPS6114734A/ja
Publication of JPH0527981B2 publication Critical patent/JPH0527981B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/923—Active solid-state devices, e.g. transistors, solid-state diodes with means to optimize electrical conductor current carrying capacity, e.g. particular conductor aspect ratio

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
JP59135410A 1984-06-29 1984-06-29 半導体集積回路装置及びその製造方法 Granted JPS6114734A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP59135410A JPS6114734A (ja) 1984-06-29 1984-06-29 半導体集積回路装置及びその製造方法
KR1019850004145A KR900000202B1 (ko) 1984-06-29 1985-06-12 반도체 집적회로 및 그 회로 패턴 설계방법
US06/748,599 US4701778A (en) 1984-06-29 1985-06-25 Semiconductor integrated circuit having overlapping circuit cells and method for designing circuit pattern therefor
CA000485482A CA1219380A (en) 1984-06-29 1985-06-27 Semiconductor integrated circuit and a method for designing circuit pattern therefor
DE8585304629T DE3571102D1 (en) 1984-06-29 1985-06-28 Standard cell lsis
EP85304629A EP0167365B1 (en) 1984-06-29 1985-06-28 Standard cell lsis

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59135410A JPS6114734A (ja) 1984-06-29 1984-06-29 半導体集積回路装置及びその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP28768395A Division JP2671883B2 (ja) 1995-11-06 1995-11-06 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS6114734A JPS6114734A (ja) 1986-01-22
JPH0527981B2 true JPH0527981B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-04-22

Family

ID=15151074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59135410A Granted JPS6114734A (ja) 1984-06-29 1984-06-29 半導体集積回路装置及びその製造方法

Country Status (6)

Country Link
US (1) US4701778A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0167365B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6114734A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR900000202B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1219380A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3571102D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61191047A (ja) * 1985-02-20 1986-08-25 Toshiba Corp 半導体集積回路装置
JPH0785490B2 (ja) * 1986-01-22 1995-09-13 日本電気株式会社 集積回路装置
US5150309A (en) * 1987-08-04 1992-09-22 Texas Instruments Incorporated Comprehensive logic circuit layout system
JPH01239871A (ja) * 1988-03-19 1989-09-25 Rohm Co Ltd Ｌｓｉのレイアウト方法
JP2508206B2 (ja) * 1988-07-28 1996-06-19 日本電気株式会社 集積回路装置
EP0712164B1 (en) * 1989-04-19 2003-07-02 Seiko Epson Corporation Semiconductor device
JP2573414B2 (ja) * 1990-11-21 1997-01-22 株式会社東芝 半導体集積回路製造方法
JP2509755B2 (ja) * 1990-11-22 1996-06-26 株式会社東芝 半導体集積回路製造方法
JP3027990B2 (ja) * 1991-03-18 2000-04-04 富士通株式会社 半導体装置の製造方法
JP2742735B2 (ja) * 1991-07-30 1998-04-22 三菱電機株式会社 半導体集積回路装置およびそのレイアウト設計方法
JP2757647B2 (ja) * 1992-01-27 1998-05-25 日本電気株式会社 メッキ膜厚均一化方式
US7068270B1 (en) * 1994-12-02 2006-06-27 Texas Instruments Incorporated Design of integrated circuit package using parametric solids modeller
US5798541A (en) * 1994-12-02 1998-08-25 Intel Corporation Standard semiconductor cell with contoured cell boundary to increase device density
US5682323A (en) * 1995-03-06 1997-10-28 Lsi Logic Corporation System and method for performing optical proximity correction on macrocell libraries
US5768146A (en) * 1995-03-28 1998-06-16 Intel Corporation Method of cell contouring to increase device density
GB2300983A (en) * 1995-05-13 1996-11-20 Holtek Microelectronics Inc Flexible CMOS IC layout method
US5909376A (en) * 1995-11-20 1999-06-01 Lsi Logic Corporation Physical design automation system and process for designing integrated circuit chips using highly parallel sieve optimization with multiple "jiggles"
US6025616A (en) * 1997-06-25 2000-02-15 Honeywell Inc. Power distribution system for semiconductor die
JP2000068488A (ja) * 1998-08-20 2000-03-03 Oki Electric Ind Co Ltd 半導体集積回路のレイアウト方法
JP3186715B2 (ja) * 1998-10-29 2001-07-11 日本電気株式会社 半導体集積回路装置
US6838713B1 (en) 1999-07-12 2005-01-04 Virage Logic Corporation Dual-height cell with variable width power rail architecture
JP4521088B2 (ja) * 2000-03-27 2010-08-11 株式会社東芝 半導体装置
JP2003218210A (ja) * 2002-01-23 2003-07-31 Mitsubishi Electric Corp 半導体集積回路、自動配置配線装置及び半導体集積回路の多電源供給方法並びにプログラム
JP2006156929A (ja) * 2004-04-19 2006-06-15 Fujitsu Ltd 半導体集積回路及びその設計方法
US7149142B1 (en) 2004-05-28 2006-12-12 Virage Logic Corporation Methods and apparatuses for memory array leakage reduction using internal voltage biasing circuitry
US20060208317A1 (en) * 2005-03-17 2006-09-21 Tsuoe-Hsiang Liao Layout structure of semiconductor cells
US7616036B1 (en) 2005-09-12 2009-11-10 Virage Logic Corporation Programmable strobe and clock generator
JP2011242541A (ja) * 2010-05-17 2011-12-01 Panasonic Corp 半導体集積回路装置、および標準セルの端子構造
US9238367B2 (en) * 2013-03-15 2016-01-19 Ricoh Company, Ltd. Droplet discharging head and image forming apparatus
US10490543B2 (en) * 2017-12-05 2019-11-26 Qualcomm Incorporated Placement methodology to remove filler

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1440512A (en) * 1973-04-30 1976-06-23 Rca Corp Universal array using complementary transistors
US4161662A (en) * 1976-01-22 1979-07-17 Motorola, Inc. Standardized digital logic chip
US4125854A (en) * 1976-12-02 1978-11-14 Mostek Corporation Symmetrical cell layout for static RAM
US4240097A (en) * 1977-05-31 1980-12-16 Texas Instruments Incorporated Field-effect transistor structure in multilevel polycrystalline silicon
GB2018021B (en) * 1978-04-01 1982-10-13 Racal Microelect System Uncommitted logic cells
JPS58119649A (ja) * 1982-01-08 1983-07-16 Mitsubishi Electric Corp 半導体集積回路装置
US4566022A (en) * 1983-01-27 1986-01-21 International Business Machines Corporation Flexible/compressed array macro design

Also Published As

Publication number Publication date
CA1219380A (en) 1987-03-17
KR900000202B1 (ko) 1990-01-23
EP0167365A2 (en) 1986-01-08
DE3571102D1 (en) 1989-07-20
JPS6114734A (ja) 1986-01-22
EP0167365A3 (en) 1986-03-26
US4701778A (en) 1987-10-20
KR860000712A (ko) 1986-01-30
EP0167365B1 (en) 1989-06-14

Similar Documents

Publication Publication Date Title
JPH0527981B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6054872A (en) Semiconductor integrated circuit with mixed gate array and standard cell
US4612618A (en) Hierarchical, computerized design of integrated circuits
KR19980024418A (ko) 반도체 장치, 반도체 집적 회로 장치, 플립플롭 회로, 배타적 논리합 회로, 멀티플렉서 및 가산기
US4742383A (en) Multi-function FET masterslice cell
US20010005153A1 (en) Semiconductor integrated circuit
JPH0480538B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2894814B2 (ja) スタンダード・セル方式の半導体集積回路
EP0021661B1 (en) Semiconductor master-slice device
EP0458244B1 (en) Cell library method for semiconductor integrated circuit design
JP3061004B2 (ja) 半導体装置
JP3651944B2 (ja) Ｃｍｏｓセル
US5798541A (en) Standard semiconductor cell with contoured cell boundary to increase device density
EP0092176B1 (en) Basic cell for integrated-circuit gate arrays
US6781170B2 (en) Integrated circuit base transistor structure and associated programmable cell library
JP2671883B2 (ja) 半導体集積回路装置
JPH0329187B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2879855B2 (ja) 半導体集積回路とその設計方法
JP3148399B2 (ja) 半導体装置の製造方法
JPH0230163A (ja) マスタスライス型半導体集積回路装置およびその製造方法
JPH0383376A (ja) ゲートアレイ
JPS61190958A (ja) 半導体集積回路
JPH11260925A (ja) 半導体集積回路装置およびその自動配置配線方法
JPH01152642A (ja) 半導体集積回路
JPH0815258B2 (ja) プログラム可能なｃｍｏｓロジツクアレイ