JPH05265421A - カラールックアップテーブルのためのメモリ、回路およびメモリセル - Google Patents

カラールックアップテーブルのためのメモリ、回路およびメモリセル

Info

Publication number
JPH05265421A
JPH05265421A JP4229499A JP22949992A JPH05265421A JP H05265421 A JPH05265421 A JP H05265421A JP 4229499 A JP4229499 A JP 4229499A JP 22949992 A JP22949992 A JP 22949992A JP H05265421 A JPH05265421 A JP H05265421A
Authority
JP
Japan
Prior art keywords
channel
memory
memory cell
terminal
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4229499A
Other languages
English (en)
Japanese (ja)
Inventor
Thomas J Runaldue
トーマス・ジェイ・ルナルデュー
William Plants
ウィリアム・プランツ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JPH05265421A publication Critical patent/JPH05265421A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903FET configuration adapted for use as static memory cell

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Static Random-Access Memory (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Semiconductor Memories (AREA)
  • Image Input (AREA)
  • Image Processing (AREA)
JP4229499A 1991-09-04 1992-08-28 カラールックアップテーブルのためのメモリ、回路およびメモリセル Withdrawn JPH05265421A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US754910 1991-09-04
US07/754,910 US5325338A (en) 1991-09-04 1991-09-04 Dual port memory, such as used in color lookup tables for video systems

Publications (1)

Publication Number Publication Date
JPH05265421A true JPH05265421A (ja) 1993-10-15

Family

ID=25036913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4229499A Withdrawn JPH05265421A (ja) 1991-09-04 1992-08-28 カラールックアップテーブルのためのメモリ、回路およびメモリセル

Country Status (3)

Country Link
US (2) US5325338A (US06559137-20030506-C00071.png)
EP (1) EP0530988A2 (US06559137-20030506-C00071.png)
JP (1) JPH05265421A (US06559137-20030506-C00071.png)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002517897A (ja) * 1998-06-05 2002-06-18 ロックヒード マーティン コーポレーション 放射線硬化シックストランジスタランダムアクセスメモリ及び記憶装置
JP2004235651A (ja) * 2003-01-30 2004-08-19 Samsung Electronics Co Ltd デュアルポート半導体メモリ装置
US7064453B2 (en) 2003-06-11 2006-06-20 Seiko Epson Corporation Semiconductor memory device including a gate electrode with a recess
JP2007265609A (ja) * 2007-05-28 2007-10-11 Seiko Epson Corp 半導体記憶装置
JP2022028579A (ja) * 2020-08-03 2022-02-16 勝憲 横山 命令取得、解読、実行と論理アドレスとバスネットの回路が有る記憶装置

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5453949A (en) * 1994-08-31 1995-09-26 Exponential Technology, Inc. BiCMOS Static RAM with active-low word line
JPH08129891A (ja) * 1994-10-28 1996-05-21 Sony Corp メモリセル回路
US5844265A (en) * 1996-07-11 1998-12-01 Synaptics, Incorporated Sense amplifier for high-density imaging array
US5892261A (en) * 1997-01-07 1999-04-06 Winbond Electronics Corp. SRAM bitline pull-up MOSFET structure for internal circuit electro-static discharge immunity
JPH11214528A (ja) * 1998-01-29 1999-08-06 Mitsubishi Electric Corp 半導体装置
JPH11328967A (ja) * 1998-05-14 1999-11-30 Fujitsu Ltd 半導体記憶装置
US5978307A (en) * 1998-05-21 1999-11-02 Integrated Device Technology, Inc. Integrated circuit memory devices having partitioned multi-port memory arrays therein for increasing data bandwidth and methods of operating same
US5999478A (en) * 1998-05-21 1999-12-07 Integrated Device Technology, Inc. Highly integrated tri-port memory buffers having fast fall-through capability and methods of operating same
US6216205B1 (en) 1998-05-21 2001-04-10 Integrated Device Technology, Inc. Methods of controlling memory buffers having tri-port cache arrays therein
US5982700A (en) * 1998-05-21 1999-11-09 Integrated Device Technology, Inc. Buffer memory arrays having nonlinear columns for providing parallel data access capability and methods of operating same
JP2000232168A (ja) * 1999-02-10 2000-08-22 Sony Corp 半導体記憶装置
US6222777B1 (en) * 1999-04-09 2001-04-24 Sun Microsystems, Inc. Output circuit for alternating multiple bit line per column memory architecture
JP4885365B2 (ja) * 2000-05-16 2012-02-29 ルネサスエレクトロニクス株式会社 半導体装置
US6426905B1 (en) * 2001-02-07 2002-07-30 International Business Machines Corporation High speed DRAM local bit line sense amplifier
US20040070008A1 (en) * 2002-10-09 2004-04-15 Sun Microsystems, Inc. High speed dual-port memory cell having capacitive coupling isolation and layout design
US7020041B2 (en) * 2003-12-18 2006-03-28 Intel Corporation Method and apparatus to clamp SRAM supply voltage
US7088606B2 (en) * 2004-03-10 2006-08-08 Altera Corporation Dynamic RAM storage techniques
KR100560948B1 (ko) * 2004-03-31 2006-03-14 매그나칩 반도체 유한회사 6 트랜지스터 듀얼 포트 에스램 셀
US7206249B2 (en) * 2004-09-30 2007-04-17 Intel Corporation SRAM cell power reduction circuit
JP4438997B2 (ja) * 2004-11-19 2010-03-24 Nec液晶テクノロジー株式会社 液晶表示方法及び液晶表示装置
US7206218B1 (en) * 2005-01-31 2007-04-17 Kabushiki Kaisha Toshiba Stable memory cell with improved operation speed
JP4010335B2 (ja) * 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
US7561478B2 (en) * 2005-06-30 2009-07-14 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4552776B2 (ja) * 2005-06-30 2010-09-29 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4010332B2 (ja) * 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
US20070016700A1 (en) * 2005-06-30 2007-01-18 Seiko Epson Corporation Integrated circuit device and electronic instrument
KR100826695B1 (ko) * 2005-06-30 2008-04-30 세이코 엡슨 가부시키가이샤 집적 회로 장치 및 전자 기기
US7593270B2 (en) * 2005-06-30 2009-09-22 Seiko Epson Corporation Integrated circuit device and electronic instrument
US7755587B2 (en) * 2005-06-30 2010-07-13 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4010333B2 (ja) * 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
US20070001970A1 (en) * 2005-06-30 2007-01-04 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4010336B2 (ja) 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4661400B2 (ja) * 2005-06-30 2011-03-30 セイコーエプソン株式会社 集積回路装置及び電子機器
US20070001975A1 (en) * 2005-06-30 2007-01-04 Seiko Epson Corporation Integrated circuit device and electronic instrument
US20070001984A1 (en) * 2005-06-30 2007-01-04 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4830371B2 (ja) * 2005-06-30 2011-12-07 セイコーエプソン株式会社 集積回路装置及び電子機器
US7764278B2 (en) * 2005-06-30 2010-07-27 Seiko Epson Corporation Integrated circuit device and electronic instrument
US7567479B2 (en) * 2005-06-30 2009-07-28 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4151688B2 (ja) * 2005-06-30 2008-09-17 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4186970B2 (ja) * 2005-06-30 2008-11-26 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4661401B2 (ja) * 2005-06-30 2011-03-30 セイコーエプソン株式会社 集積回路装置及び電子機器
US20070001974A1 (en) * 2005-06-30 2007-01-04 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4010334B2 (ja) * 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
KR100850614B1 (ko) * 2005-06-30 2008-08-05 세이코 엡슨 가부시키가이샤 집적 회로 장치 및 전자 기기
KR100828792B1 (ko) * 2005-06-30 2008-05-09 세이코 엡슨 가부시키가이샤 집적 회로 장치 및 전자 기기
JP4345725B2 (ja) * 2005-06-30 2009-10-14 セイコーエプソン株式会社 表示装置及び電子機器
US7564734B2 (en) 2005-06-30 2009-07-21 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4665677B2 (ja) 2005-09-09 2011-04-06 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4586739B2 (ja) 2006-02-10 2010-11-24 セイコーエプソン株式会社 半導体集積回路及び電子機器
US8767444B2 (en) * 2006-03-27 2014-07-01 Honeywell International Inc. Radiation-hardened memory element with multiple delay elements
WO2013172220A1 (en) 2012-05-18 2013-11-21 Semiconductor Energy Laboratory Co., Ltd. Pixel circuit, display device, and electronic device
US9281056B2 (en) 2014-06-18 2016-03-08 Taiwan Semiconductor Manufacturing Company, Ltd. Static random access memory and method of using the same

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4396976A (en) * 1972-09-11 1983-08-02 Hyatt Gilbert P System for interfacing a computer to a machine
US4310878A (en) * 1970-12-28 1982-01-12 Hyatt Gilbert P Digital feedback control system
US3728556A (en) * 1971-11-24 1973-04-17 United Aircraft Corp Regenerative fet converter circuitry
NL176029C (nl) * 1973-02-01 1985-02-01 Philips Nv Geintegreerde logische schakeling met komplementaire transistoren.
US3967252A (en) * 1974-10-03 1976-06-29 Mostek Corporation Sense AMP for random access memory
US4140930A (en) * 1976-07-30 1979-02-20 Sharp Kabushiki Kaisha Voltage detection circuit composed of at least two MOS transistors
DE2639895C2 (de) * 1976-09-04 1983-06-16 Nixdorf Computer Ag, 4790 Paderborn Verfahren zur Übertragung von Informationssignalen aus einem Informationsspeicher in einem Datenkanal in Datenverarbeitungsanlagen und Einrichtung zur Durchführung des Verfahrens
US4120048A (en) * 1977-12-27 1978-10-10 Rockwell International Corporation Memory with simultaneous sequential and random address modes
US4247791A (en) * 1978-04-03 1981-01-27 Rockwell International Corporation CMOS Memory sense amplifier
JPS5827917B2 (ja) * 1978-05-04 1983-06-13 日本電信電話株式会社 Mis記憶回路
US4216390A (en) * 1978-10-04 1980-08-05 Rca Corporation Level shift circuit
JPS598911B2 (ja) * 1979-09-14 1984-02-28 三菱電機株式会社 半導体記憶装置
JPS59916B2 (ja) * 1979-11-12 1984-01-09 松下電器産業株式会社 記憶装置のセンス回路
US4471456A (en) * 1980-04-14 1984-09-11 Sperry Corporation Multifunction network
US4456965A (en) * 1980-10-14 1984-06-26 Texas Instruments Incorporated Data processing system having multiple buses
JPS57127989A (en) * 1981-02-02 1982-08-09 Hitachi Ltd Mos static type ram
US4420819A (en) * 1981-03-13 1983-12-13 Data Card Corporation System for processing and storing transaction data and for transmitting the transaction data to a remote host computer
US4394726A (en) * 1981-04-29 1983-07-19 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Distributed multiport memory architecture
US4443855A (en) * 1981-05-06 1984-04-17 Robert Bishop Method of and apparatus for controlling robotic equipment with the aid of mask algorithm image processing techniques
JPS5835793A (ja) * 1981-08-24 1983-03-02 Hitachi Ltd 半導体メモリ回路
US4490633A (en) * 1981-12-28 1984-12-25 Motorola, Inc. TTL to CMOS input buffer
US4485450A (en) * 1982-01-12 1984-11-27 Bridger Scientific, Inc. Monitoring build-up of fouling deposits on surfaces of fluid handling systems
JPS58146089A (ja) * 1982-02-24 1983-08-31 Hitachi Ltd デコ−ダ
US4541076A (en) * 1982-05-13 1985-09-10 Storage Technology Corporation Dual port CMOS random access memory
US4541075A (en) * 1982-06-30 1985-09-10 International Business Machines Corporation Random access memory having a second input/output port
JPS5960793A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd 半導体メモリ
US4627018A (en) * 1983-09-08 1986-12-02 Sperry Corporation Priority requestor accelerator
JPS6072020A (ja) * 1983-09-29 1985-04-24 Nec Corp デュアルポ−トメモリ回路
JPS60175293A (ja) * 1984-02-21 1985-09-09 Toshiba Corp 半導体メモリ
JPS60247692A (ja) * 1984-05-24 1985-12-07 株式会社 アスキ− デイスプレイコントロ−ラ
JPH0652784B2 (ja) * 1984-12-07 1994-07-06 富士通株式会社 ゲートアレイ集積回路装置及びその製造方法
JPH0664907B2 (ja) * 1985-06-26 1994-08-22 株式会社日立製作所 ダイナミツク型ram
US4815033A (en) * 1985-12-10 1989-03-21 Advanced Micro Devices, Inc. Method and apparatus for accessing a color palette synchronously during refreshing of a monitor and asynchronously during updating of the palette
US4905189B1 (en) * 1985-12-18 1993-06-01 System for reading and writing information
JPH0734311B2 (ja) * 1986-01-21 1995-04-12 株式会社東芝 メモリセル
US4719596A (en) * 1986-03-19 1988-01-12 International Business Machines Corporation Register providing simultaneous reading and writing to multiple ports
US4821226A (en) * 1987-01-30 1989-04-11 Rca Licensing Corporation Dual port video memory system having a bit-serial address input port
US4789960A (en) * 1987-01-30 1988-12-06 Rca Licensing Corporation Dual port video memory system having semi-synchronous data input and data output
JPS63197088A (ja) * 1987-02-12 1988-08-15 Matsushita Electric Ind Co Ltd マルチポ−トメモリセル
JP2815612B2 (ja) * 1989-05-15 1998-10-27 株式会社ナムコ Cmos入力型icおよび電源切替回路
JP2743526B2 (ja) * 1989-10-23 1998-04-22 日本電気株式会社 レジスタ回路
US5036492A (en) * 1990-02-15 1991-07-30 Advanced Micro Devices, Inc. CMOS precharge and equalization circuit
US5027008A (en) * 1990-02-15 1991-06-25 Advanced Micro Devices, Inc. CMOS clamp circuits

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002517897A (ja) * 1998-06-05 2002-06-18 ロックヒード マーティン コーポレーション 放射線硬化シックストランジスタランダムアクセスメモリ及び記憶装置
JP2004235651A (ja) * 2003-01-30 2004-08-19 Samsung Electronics Co Ltd デュアルポート半導体メモリ装置
US7064453B2 (en) 2003-06-11 2006-06-20 Seiko Epson Corporation Semiconductor memory device including a gate electrode with a recess
JP2007265609A (ja) * 2007-05-28 2007-10-11 Seiko Epson Corp 半導体記憶装置
JP2022028579A (ja) * 2020-08-03 2022-02-16 勝憲 横山 命令取得、解読、実行と論理アドレスとバスネットの回路が有る記憶装置

Also Published As

Publication number Publication date
US5325338A (en) 1994-06-28
US5576560A (en) 1996-11-19
EP0530988A2 (en) 1993-03-10
EP0530988A3 (US06559137-20030506-C00071.png) 1995-06-14

Similar Documents

Publication Publication Date Title
JPH05265421A (ja) カラールックアップテーブルのためのメモリ、回路およびメモリセル
US4980861A (en) NAND stack ROM
US8238192B2 (en) Semiconductor memory device having multiple ports
US6609236B2 (en) Semiconductor IC device having a memory and a logic circuit implemented with a single chip
US5420813A (en) Multiport memory cell circuit having read buffer for reducing read access time
US6005794A (en) Static memory with low power write port
JP3104319B2 (ja) 不揮発性記憶装置
US5567963A (en) Multi-bit data storage location
JPH10502181A (ja) メモリインタフェースのないグラフィックスコントローラ集積回路
US4739497A (en) Semiconductor memory
EP0553993B1 (en) Dual-port memory with read and read/write ports
US5126970A (en) Static random access memory with PMOS pass gates
JP2002504735A (ja) 単一の入出力ピンを介するマルチレベル・データ
JP3902389B2 (ja) グローバルビット線を有するスタティックランダムアクセスメモリ
JP2903064B2 (ja) 分布データライン上に負荷を配置したメモリ及びその負荷配置方法
JPH06252366A (ja) メモリセルアレイ半導体集積回路装置
US5258957A (en) Semiconductor memory device
JP2643953B2 (ja) 集積メモリ回路
JPH01283952A (ja) 半導体集積回路装置
JPH06259968A (ja) 半導体記憶装置
JPS6255234B2 (US06559137-20030506-C00071.png)
JPH0644394B2 (ja) 半導体記憶装置
US5214608A (en) Dual sense amplifier structure for video ramdacs
JP2594652B2 (ja) 半導体記憶回路
EP0275212A2 (en) NAND stack ROM

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19991102