JPH05251574A - コンタクト窓における段差被覆性改善方法 - Google Patents
コンタクト窓における段差被覆性改善方法Info
- Publication number
- JPH05251574A JPH05251574A JP4327026A JP32702692A JPH05251574A JP H05251574 A JPH05251574 A JP H05251574A JP 4327026 A JP4327026 A JP 4327026A JP 32702692 A JP32702692 A JP 32702692A JP H05251574 A JPH05251574 A JP H05251574A
- Authority
- JP
- Japan
- Prior art keywords
- silicon dioxide
- layer
- dioxide layer
- metal layer
- photoresist mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
- H10W20/082—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts the openings being tapered via holes
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE41403304 | 1991-12-06 | ||
| DE4140330A DE4140330C1 (enExample) | 1991-12-06 | 1991-12-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH05251574A true JPH05251574A (ja) | 1993-09-28 |
Family
ID=6446481
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4327026A Pending JPH05251574A (ja) | 1991-12-06 | 1992-12-07 | コンタクト窓における段差被覆性改善方法 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0545411A3 (enExample) |
| JP (1) | JPH05251574A (enExample) |
| DE (1) | DE4140330C1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5874782A (en) * | 1995-08-24 | 1999-02-23 | International Business Machines Corporation | Wafer with elevated contact structures |
| CA3006799A1 (en) | 2015-12-01 | 2017-06-08 | The Arizona Board Of Regents On Behalf Of The University Of Arizona | Htert modulators and methods of use |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2554638A1 (de) * | 1975-12-04 | 1977-06-16 | Siemens Ag | Verfahren zur erzeugung definierter boeschungswinkel bei einer aetzkante |
| JPS62194644A (ja) * | 1986-02-20 | 1987-08-27 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| DE3915337A1 (de) * | 1989-05-10 | 1990-11-15 | Siemens Ag | Verfahren zum herstellen einer niederohmigen planen kontaktmetallisierung fuer hochintegrierte halbleiterschaltungen |
| CA1339817C (en) * | 1989-05-31 | 1998-04-14 | Mitel Corporation | Curing and passivation of spin-on-glasses by a plasma process, and product produced thereby |
-
1991
- 1991-12-06 DE DE4140330A patent/DE4140330C1/de not_active Expired - Fee Related
-
1992
- 1992-12-03 EP EP19920120649 patent/EP0545411A3/en not_active Withdrawn
- 1992-12-07 JP JP4327026A patent/JPH05251574A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| EP0545411A3 (en) | 1993-07-21 |
| DE4140330C1 (enExample) | 1993-03-18 |
| EP0545411A2 (en) | 1993-06-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2661089B2 (ja) | 材料層の平坦化方法 | |
| US4487652A (en) | Slope etch of polyimide | |
| JPH0821581B2 (ja) | 半導体装置の製造方法 | |
| JPH0645464A (ja) | 半導体コンタクトビア構成体及び方法 | |
| JPH0845913A (ja) | 狭い横方向寸法の微細構造およびその作製方法 | |
| JP2000188293A (ja) | 集積回路の銅相互結線プロセスにおいて銅の化学機械的研磨を最適化する方法 | |
| US5294296A (en) | Method for manufacturing a contact hole of a semiconductor device | |
| US5393709A (en) | Method of making stress released VLSI structure by the formation of porous intermetal layer | |
| EP0929099A2 (en) | Method for reducing stress in metallization of an integrated circuit | |
| US4705597A (en) | Photoresist tapering process | |
| US5068207A (en) | Method for producing a planar surface in integrated circuit manufacturing | |
| US5001541A (en) | Advanced electromigration resistant interconnect structure and process | |
| JPH09148269A (ja) | T型ゲート電極の重畳方法およびt型低抵抗金属の重畳方法 | |
| JPH05251574A (ja) | コンタクト窓における段差被覆性改善方法 | |
| JP2892337B2 (ja) | 半導体素子の金属配線製造方法 | |
| EP0302647A1 (en) | Aluminum plug using insulating sidewall space | |
| JP2998678B2 (ja) | 半導体装置の製造方法 | |
| JPS63260134A (ja) | スル−・ホ−ルの形成方法 | |
| JP2002076110A (ja) | トレンチ絶縁構造形成の間の凹型面形成に関する問題を減少させる方法 | |
| JPH05218192A (ja) | 半導体素子の製造方法 | |
| JPH05299440A (ja) | 半導体装置の製造方法 | |
| JPH0745551A (ja) | コンタクトホールの形成方法 | |
| JPH07297280A (ja) | 半導体装置の製造方法 | |
| JPS583244A (ja) | 半導体装置の製造方法 | |
| JP3291387B2 (ja) | 半導体装置の製造方法 |