JPH0523654B2 - - Google Patents

Info

Publication number
JPH0523654B2
JPH0523654B2 JP60251759A JP25175985A JPH0523654B2 JP H0523654 B2 JPH0523654 B2 JP H0523654B2 JP 60251759 A JP60251759 A JP 60251759A JP 25175985 A JP25175985 A JP 25175985A JP H0523654 B2 JPH0523654 B2 JP H0523654B2
Authority
JP
Japan
Prior art keywords
circuit
order group
channel number
low
initial value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60251759A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62111538A (ja
Inventor
Osamu Kono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60251759A priority Critical patent/JPS62111538A/ja
Publication of JPS62111538A publication Critical patent/JPS62111538A/ja
Publication of JPH0523654B2 publication Critical patent/JPH0523654B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
JP60251759A 1985-11-09 1985-11-09 多重分離回路 Granted JPS62111538A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60251759A JPS62111538A (ja) 1985-11-09 1985-11-09 多重分離回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60251759A JPS62111538A (ja) 1985-11-09 1985-11-09 多重分離回路

Publications (2)

Publication Number Publication Date
JPS62111538A JPS62111538A (ja) 1987-05-22
JPH0523654B2 true JPH0523654B2 (enrdf_load_stackoverflow) 1993-04-05

Family

ID=17227500

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60251759A Granted JPS62111538A (ja) 1985-11-09 1985-11-09 多重分離回路

Country Status (1)

Country Link
JP (1) JPS62111538A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2292644C2 (ru) 2002-01-30 2007-01-27 Эл Джи Электроникс Инк. Способ скремблирования пакетных данных с использованием переменного количества слотов постоянной длины и устройство для его осуществления

Also Published As

Publication number Publication date
JPS62111538A (ja) 1987-05-22

Similar Documents

Publication Publication Date Title
US5241602A (en) Parallel scrambling system
US6219357B1 (en) Channel multiplex demultiplex method and channel multiplex demultiplex unit
CA1225710A (en) Self-synchronizing scrambler
JPS6410973B2 (enrdf_load_stackoverflow)
CA1281144C (en) Multiplexing apparatus having bsi-code processing and bit interleave functions
US5511077A (en) Frame transmission system
JPH0523654B2 (enrdf_load_stackoverflow)
CA1225709A (en) Self-synchronizing descrambler
US6037884A (en) Technique to encode multiple digital data streams in limited bandwidth for transmission in a single medium
JP3119956B2 (ja) 多重クロック伝送方法および装置
JPH0113663B2 (enrdf_load_stackoverflow)
JPS6334663B2 (enrdf_load_stackoverflow)
JPH0275240A (ja) 伝送スクランブル方式
JPH0568013A (ja) デジタル信号多重通信システム
JPH0530049A (ja) 映像分配方式
JP2581240B2 (ja) 多重化装置
JP2988120B2 (ja) ディジタル送信装置，ディジタル受信装置およびスタッフ同期多重伝送装置
JPH08331120A (ja) スクランブル符号生成回路
JP2692476B2 (ja) フレーム同期システム
JPH0697756B2 (ja) パルス多重通信方式
JPH0230238B2 (ja) Shingodensosochi
JP3248503B2 (ja) 時分割多重回路及び時分割多重方法
JP2727927B2 (ja) インタフェース装置
JPH0683204B2 (ja) スクランブル・デスクランブル方式
JP2674799B2 (ja) 高能率ディジタル分岐挿入装置