JPH0521376B2 - - Google Patents

Info

Publication number
JPH0521376B2
JPH0521376B2 JP58231817A JP23181783A JPH0521376B2 JP H0521376 B2 JPH0521376 B2 JP H0521376B2 JP 58231817 A JP58231817 A JP 58231817A JP 23181783 A JP23181783 A JP 23181783A JP H0521376 B2 JPH0521376 B2 JP H0521376B2
Authority
JP
Japan
Prior art keywords
local processor
buffer memory
bus
memory
lpub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58231817A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60124139A (ja
Inventor
Saneyuki Hiwatari
Takashi Ishikawa
Akira Onodera
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23181783A priority Critical patent/JPS60124139A/ja
Publication of JPS60124139A publication Critical patent/JPS60124139A/ja
Publication of JPH0521376B2 publication Critical patent/JPH0521376B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Small-Scale Networks (AREA)
JP23181783A 1983-12-08 1983-12-08 バッファメモリ通信方式 Granted JPS60124139A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23181783A JPS60124139A (ja) 1983-12-08 1983-12-08 バッファメモリ通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23181783A JPS60124139A (ja) 1983-12-08 1983-12-08 バッファメモリ通信方式

Publications (2)

Publication Number Publication Date
JPS60124139A JPS60124139A (ja) 1985-07-03
JPH0521376B2 true JPH0521376B2 (enrdf_load_html_response) 1993-03-24

Family

ID=16929483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23181783A Granted JPS60124139A (ja) 1983-12-08 1983-12-08 バッファメモリ通信方式

Country Status (1)

Country Link
JP (1) JPS60124139A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3607549A1 (de) * 1985-11-18 1987-05-21 Papenmeier Friedrich Horst Informationsabnahmesystem fuer eine datenverarbeitungsanlage

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5650426A (en) * 1979-10-02 1981-05-07 Chino Works Ltd Data transmission unit

Also Published As

Publication number Publication date
JPS60124139A (ja) 1985-07-03

Similar Documents

Publication Publication Date Title
JPH04363746A (ja) Ｄｍａ機能を有するマイクロコンピュータシステム
JP2793517B2 (ja) データ転送制御装置
JPH0122940B2 (enrdf_load_html_response)
JPH0521376B2 (enrdf_load_html_response)
JP2841432B2 (ja) データ転送装置
JP2718661B2 (ja) デュアルポートメモリ制御装置
JPH0586581B2 (enrdf_load_html_response)
JPS6217879Y2 (enrdf_load_html_response)
JP2687716B2 (ja) 情報処理装置
JPS6049951B2 (ja) 一斉指示信号送出回路
JPS60128543A (ja) アドレス交換仮想記憶装置
JPS6324348A (ja) メモリ共有方式
JPS6143367A (ja) レジスタ制御方式
JPH0160864B2 (enrdf_load_html_response)
JPS60114927A (ja) フアイルメモリアクセス制御方式
JPH01229357A (ja) 複数プロセッサ間のデータ授受方法
JP3233470B2 (ja) コンピュータシステム
JP3595131B2 (ja) プラント制御システム
JPH05204830A (ja) 入出力制御装置
JPH03116350A (ja) データ転送のバス構造
JPH0642266B2 (ja) メモリアクセス回路
JPH05158859A (ja) 情報処理装置
JPH0417466B2 (enrdf_load_html_response)
JPS6383854A (ja) デ−タ転送回路
JPH06208539A (ja) 高速データ転送方式