JPH0515051B2 - - Google Patents
Info
- Publication number
- JPH0515051B2 JPH0515051B2 JP61031190A JP3119086A JPH0515051B2 JP H0515051 B2 JPH0515051 B2 JP H0515051B2 JP 61031190 A JP61031190 A JP 61031190A JP 3119086 A JP3119086 A JP 3119086A JP H0515051 B2 JPH0515051 B2 JP H0515051B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon substrate
- alignment mark
- substrate
- alignment marks
- back surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61031190A JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61031190A JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62188319A JPS62188319A (ja) | 1987-08-17 |
| JPH0515051B2 true JPH0515051B2 (OSRAM) | 1993-02-26 |
Family
ID=12324510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61031190A Granted JPS62188319A (ja) | 1986-02-14 | 1986-02-14 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62188319A (OSRAM) |
-
1986
- 1986-02-14 JP JP61031190A patent/JPS62188319A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62188319A (ja) | 1987-08-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6080269A (ja) | 半導体素子の製法 | |
| JP3611901B2 (ja) | 半導体装置の製造方法 | |
| US7368749B2 (en) | Method of detecting misalignment of ion implantation area | |
| US5946577A (en) | Method of manufacturing semiconductor device | |
| JPH0272661A (ja) | 半導体装置の製造方法 | |
| JPH0515051B2 (OSRAM) | ||
| US5866447A (en) | Modified zero layer align method of twin well MOS fabrication | |
| US5759881A (en) | Low cost well process | |
| JPS6115595B2 (OSRAM) | ||
| JPH04297063A (ja) | 半導体装置の製造方法 | |
| JPH07321015A (ja) | 半導体装置の製造方法 | |
| JPH0955438A (ja) | 半導体集積回路装置の製造方法 | |
| JPS61156858A (ja) | 相補型mos電界効果トランジスタの製造方法 | |
| JPH0831601B2 (ja) | 半導体装置の製造方法 | |
| JP4146374B2 (ja) | 半導体装置の製造方法 | |
| JPH02162769A (ja) | 相補型薄膜トランジスタの製造方法 | |
| JP2609222B2 (ja) | 半導体装置の製造方法 | |
| JPS6024009A (ja) | 半導体の不純物領域形成方法 | |
| JPH0669093A (ja) | 重ね合わせマークとその製造方法 | |
| JPH02262321A (ja) | 半導体装置の製造方法 | |
| JPH01185964A (ja) | 相補型mos半導体装置の製造方法 | |
| JPH05175441A (ja) | 半導体装置,およびその製造方法 | |
| JPH04154163A (ja) | 半導体装置の製造方法 | |
| JPS5976422A (ja) | 半導体装置の製造方法 | |
| JPS624866B2 (OSRAM) |