JPH0474747B2 - - Google Patents

Info

Publication number
JPH0474747B2
JPH0474747B2 JP4412788A JP4412788A JPH0474747B2 JP H0474747 B2 JPH0474747 B2 JP H0474747B2 JP 4412788 A JP4412788 A JP 4412788A JP 4412788 A JP4412788 A JP 4412788A JP H0474747 B2 JPH0474747 B2 JP H0474747B2
Authority
JP
Japan
Prior art keywords
data
dma controller
memory
buffer
data buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4412788A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01219942A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP4412788A priority Critical patent/JPH01219942A/ja
Publication of JPH01219942A publication Critical patent/JPH01219942A/ja
Publication of JPH0474747B2 publication Critical patent/JPH0474747B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP4412788A 1988-02-29 1988-02-29 Dmaコントローラ装置 Granted JPH01219942A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4412788A JPH01219942A (ja) 1988-02-29 1988-02-29 Dmaコントローラ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4412788A JPH01219942A (ja) 1988-02-29 1988-02-29 Dmaコントローラ装置

Publications (2)

Publication Number Publication Date
JPH01219942A JPH01219942A (ja) 1989-09-01
JPH0474747B2 true JPH0474747B2 (enrdf_load_html_response) 1992-11-27

Family

ID=12682946

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4412788A Granted JPH01219942A (ja) 1988-02-29 1988-02-29 Dmaコントローラ装置

Country Status (1)

Country Link
JP (1) JPH01219942A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5901291A (en) * 1996-10-21 1999-05-04 International Business Machines Corporation Method and apparatus for maintaining message order in multi-user FIFO stacks

Also Published As

Publication number Publication date
JPH01219942A (ja) 1989-09-01

Similar Documents

Publication Publication Date Title
JPH0474747B2 (enrdf_load_html_response)
JP3266184B2 (ja) 入出力制御方法とその装置
JPS61250758A (ja) 通信制御装置
JP2961542B2 (ja) データ処理システム
JPS60136853A (ja) デ−タ転送方式
JPS5920128B2 (ja) 入出力制御装置
JPH0567055A (ja) 外部バスを複数有するマルチプロセツサシステム
JPS61224063A (ja) デ−タ転送制御装置
JPH05314061A (ja) バス・インタフェース制御方式
JP2000285087A (ja) ノード間データ通信方法
JPH05210617A (ja) バス拡張装置
JPH0120459B2 (enrdf_load_html_response)
JPS63271537A (ja) 割り込み制御装置
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPH03262063A (ja) Dma転送のバス制御回路
JPH05233525A (ja) I/o処理装置
JPS61166669A (ja) プロセツサ制御方式
JPH02120961A (ja) 並列情報処理装置
JPH0227405A (ja) プログラマブルコントローラ
JPH04367059A (ja) データ転送方式
JPH02224048A (ja) 情報処理装置
JPS60147866A (ja) バス制御方式
JPS63228255A (ja) バス中継装置
JPS63245712A (ja) 外部記憶装置間のデ−タ転送制御方式
JPH0362249A (ja) データ処理装置