JPH0472318B2 - - Google Patents
Info
- Publication number
- JPH0472318B2 JPH0472318B2 JP59270652A JP27065284A JPH0472318B2 JP H0472318 B2 JPH0472318 B2 JP H0472318B2 JP 59270652 A JP59270652 A JP 59270652A JP 27065284 A JP27065284 A JP 27065284A JP H0472318 B2 JPH0472318 B2 JP H0472318B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- blocks
- memory
- word line
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59270652A JPS60167188A (ja) | 1984-12-24 | 1984-12-24 | 半導体メモリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59270652A JPS60167188A (ja) | 1984-12-24 | 1984-12-24 | 半導体メモリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60167188A JPS60167188A (ja) | 1985-08-30 |
| JPH0472318B2 true JPH0472318B2 (enExample) | 1992-11-17 |
Family
ID=17489066
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59270652A Granted JPS60167188A (ja) | 1984-12-24 | 1984-12-24 | 半導体メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60167188A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL8602178A (nl) * | 1986-08-27 | 1988-03-16 | Philips Nv | Geintegreerde geheugenschakeling met blokselektie. |
| JP2784550B2 (ja) * | 1990-03-05 | 1998-08-06 | 三菱電機株式会社 | 半導体記憶装置 |
| JPH074567A (ja) * | 1993-06-15 | 1995-01-10 | Sankoo Kizai Kk | パイプ支持装置 |
| JPH08273362A (ja) * | 1995-03-30 | 1996-10-18 | Nec Ic Microcomput Syst Ltd | 半導体記憶装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51163830U (enExample) * | 1975-06-20 | 1976-12-27 | ||
| JPS5619584A (en) * | 1979-07-24 | 1981-02-24 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor memory |
| JPS5668988A (en) * | 1979-11-05 | 1981-06-09 | Toshiba Corp | Semiconductor memory |
| JPS5694576A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Word decoder circuit |
-
1984
- 1984-12-24 JP JP59270652A patent/JPS60167188A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60167188A (ja) | 1985-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR970006192B1 (ko) | 고속동작 집적회로 정적 ram 메모리 | |
| US7656723B2 (en) | Semiconductor memory device with hierarchical bit line structure | |
| US6453400B1 (en) | Semiconductor integrated circuit device | |
| US20020136081A1 (en) | Semiconductor integrated circuit device | |
| US20020031035A1 (en) | Multi-bank semiconductor memory device | |
| US4951259A (en) | Semiconductor memory device with first and second word line drivers | |
| JPH11126491A (ja) | 半導体記憶装置 | |
| JP3970396B2 (ja) | 半導体記憶装置 | |
| JPH11250688A (ja) | 半導体記憶装置 | |
| US7206213B2 (en) | Semiconductor memory device having repeaters located at the global input/output line | |
| JPH03203100A (ja) | 半導体メモリ装置の並列テスト方法及び半導体メモリ装置 | |
| US4888737A (en) | Semiconductor memory device | |
| US6178127B1 (en) | Semiconductor memory device allowing reliable repairing of a defective column | |
| US4992983A (en) | Semiconductor memory device with an improved write control circuit | |
| JP2006147145A (ja) | 半導体メモリ装置の配置方法 | |
| JPH0472318B2 (enExample) | ||
| JPS60151892A (ja) | ランダムアクセスメモリ | |
| US6160751A (en) | Semiconductor memory device allowing efficient column selection | |
| US6118727A (en) | Semiconductor memory with interdigitated array having bit line pairs accessible from either of two sides of the array | |
| JP3115623B2 (ja) | スタティック型ram | |
| US6349069B2 (en) | Semiconductor memory device | |
| US6320814B1 (en) | Semiconductor device | |
| JPH0263277B2 (enExample) | ||
| JPS6218992B2 (enExample) | ||
| JP2561640B2 (ja) | 半導体記憶装置 |