JPH0458180B2 - - Google Patents

Info

Publication number
JPH0458180B2
JPH0458180B2 JP62313328A JP31332887A JPH0458180B2 JP H0458180 B2 JPH0458180 B2 JP H0458180B2 JP 62313328 A JP62313328 A JP 62313328A JP 31332887 A JP31332887 A JP 31332887A JP H0458180 B2 JPH0458180 B2 JP H0458180B2
Authority
JP
Japan
Prior art keywords
resin
lead frame
lead
resin body
guide hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62313328A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01152735A (ja
Inventor
Takaaki Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP62313328A priority Critical patent/JPH01152735A/ja
Publication of JPH01152735A publication Critical patent/JPH01152735A/ja
Publication of JPH0458180B2 publication Critical patent/JPH0458180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP62313328A 1987-12-10 1987-12-10 樹脂封止型電子部品の製造方法 Granted JPH01152735A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62313328A JPH01152735A (ja) 1987-12-10 1987-12-10 樹脂封止型電子部品の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62313328A JPH01152735A (ja) 1987-12-10 1987-12-10 樹脂封止型電子部品の製造方法

Publications (2)

Publication Number Publication Date
JPH01152735A JPH01152735A (ja) 1989-06-15
JPH0458180B2 true JPH0458180B2 (en, 2012) 1992-09-16

Family

ID=18039911

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62313328A Granted JPH01152735A (ja) 1987-12-10 1987-12-10 樹脂封止型電子部品の製造方法

Country Status (1)

Country Link
JP (1) JPH01152735A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2630686B2 (ja) * 1991-03-04 1997-07-16 ローム株式会社 電子部品製造用フレーム、およびこれを用いた電子部品製造方法、ならびにこの製造方法により製造された電子部品
JP6064649B2 (ja) * 2013-02-14 2017-01-25 大日本印刷株式会社 樹脂付きリードフレームの多面付け体、光半導体装置の多面付け体

Also Published As

Publication number Publication date
JPH01152735A (ja) 1989-06-15

Similar Documents

Publication Publication Date Title
US6510976B2 (en) Method for forming a flip chip semiconductor package
JP3710633B2 (ja) 半導体集積回路装置
JPH0355859A (ja) 半導体ダイボンディング方法
KR20030051222A (ko) 반도체 장치 및 그 제조 방법
JPH0783036B2 (ja) キヤリアテープ
JPH04290257A (ja) プリント回路板上に搭載するための半導体装置
JPH0458180B2 (en, 2012)
JPH0936155A (ja) 半導体装置の製造方法
US20150187688A1 (en) Method For Treating A Leadframe Surface And Device Having A Treated Leadframe Surface
JPH03185754A (ja) 半導体装置
JPH02122555A (ja) 半導体装置の製造方法
JPS62196840A (ja) 半導体装置及びその製造方法
JPH0225061A (ja) 半導体装置およびその製造に用いるリードフレーム
JPH03171760A (ja) 半導体装置の製造方法
JPH01223755A (ja) 半導体装置用リードフレーム
JP2603100B2 (ja) 電子部品塔載用基板の製造方法
JPH07231060A (ja) 電子部品およびその製造方法
JPH0289349A (ja) Tab用フィルムキャリアテープ
JPS60257549A (ja) 半導体装置
JPH06244340A (ja) 半導体装置およびその製造方法並びにそれに使用されるリードフレーム
JPH04326755A (ja) 樹脂封止型半導体装置およびその製造方法
JPH01298754A (ja) リードフレームおよびそれを用いた電子部品の製造方法
KR930007173Y1 (ko) 리드프레임 구멍 삽입랙
JPH02205063A (ja) リードフレームおよび半導体装置
JPH04137657A (ja) 混成集積回路基板

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees