JPH0454510Y2 - - Google Patents
Info
- Publication number
- JPH0454510Y2 JPH0454510Y2 JP1986173550U JP17355086U JPH0454510Y2 JP H0454510 Y2 JPH0454510 Y2 JP H0454510Y2 JP 1986173550 U JP1986173550 U JP 1986173550U JP 17355086 U JP17355086 U JP 17355086U JP H0454510 Y2 JPH0454510 Y2 JP H0454510Y2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- signal
- data bus
- signal line
- buffer gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1986173550U JPH0454510Y2 (enEXAMPLES) | 1986-11-12 | 1986-11-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1986173550U JPH0454510Y2 (enEXAMPLES) | 1986-11-12 | 1986-11-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6380651U JPS6380651U (enEXAMPLES) | 1988-05-27 |
| JPH0454510Y2 true JPH0454510Y2 (enEXAMPLES) | 1992-12-21 |
Family
ID=31111114
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1986173550U Expired JPH0454510Y2 (enEXAMPLES) | 1986-11-12 | 1986-11-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0454510Y2 (enEXAMPLES) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61334U (ja) * | 1984-06-05 | 1986-01-06 | 株式会社明電舎 | トライステ−トゲ−ト素子チツプ |
-
1986
- 1986-11-12 JP JP1986173550U patent/JPH0454510Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6380651U (enEXAMPLES) | 1988-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0142013B2 (enEXAMPLES) | ||
| CA1221173A (en) | Microcomputer system with bus control means for peripheral processing devices | |
| US5025414A (en) | Serial bus interface capable of transferring data in different formats | |
| KR100439089B1 (ko) | 데이터처리시스템,외부장치액세스방법,및데이터처리기 | |
| JPH09230970A5 (enEXAMPLES) | ||
| JPH0454510Y2 (enEXAMPLES) | ||
| US6034545A (en) | Macrocell for data processing circuit | |
| JP2807269B2 (ja) | マルチドロップアクセス方式に用いるインターフェイスユニット | |
| JPS6016984Y2 (ja) | インタフエイス回路 | |
| JPH07104795B2 (ja) | エラ−検出方式 | |
| JPH087442Y2 (ja) | プログラマブルコントローラの入出力装置 | |
| KR100310057B1 (ko) | 디바이스 제어장치 및 방법 | |
| JPH07160379A (ja) | 信号処理装置 | |
| JPH0523452B2 (enEXAMPLES) | ||
| JPH0113472Y2 (enEXAMPLES) | ||
| JP3246454B2 (ja) | 同時双方向入出力回路及び信号転送方法 | |
| JP3082367B2 (ja) | スモール・コンピュータ・システム・インターフェースの伝送系の終端抵抗回路 | |
| JP2791148B2 (ja) | 2線式信号伝送装置 | |
| JPS617968A (ja) | プログラム可能なステータス・レジスタ装置 | |
| KR900006548B1 (ko) | 병렬 데이터 공유 방법 및 그 회로 | |
| KR930005478Y1 (ko) | 데이지-체인상의 버스 리퀘스트 회로 | |
| JPS60209864A (ja) | デ−タ伝送用回路装置 | |
| JPH0736583A (ja) | バス接続システム | |
| JPH04264933A (ja) | マイクロコンピュータ | |
| JPH0555904B2 (enEXAMPLES) |