JPH0454257B2 - - Google Patents

Info

Publication number
JPH0454257B2
JPH0454257B2 JP58221495A JP22149583A JPH0454257B2 JP H0454257 B2 JPH0454257 B2 JP H0454257B2 JP 58221495 A JP58221495 A JP 58221495A JP 22149583 A JP22149583 A JP 22149583A JP H0454257 B2 JPH0454257 B2 JP H0454257B2
Authority
JP
Japan
Prior art keywords
instruction
access memory
random access
address
dual port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58221495A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60114944A (ja
Inventor
Hideo Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58221495A priority Critical patent/JPS60114944A/ja
Publication of JPS60114944A publication Critical patent/JPS60114944A/ja
Publication of JPH0454257B2 publication Critical patent/JPH0454257B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58221495A 1983-11-25 1983-11-25 命令アドレス制御方式 Granted JPS60114944A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58221495A JPS60114944A (ja) 1983-11-25 1983-11-25 命令アドレス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58221495A JPS60114944A (ja) 1983-11-25 1983-11-25 命令アドレス制御方式

Publications (2)

Publication Number Publication Date
JPS60114944A JPS60114944A (ja) 1985-06-21
JPH0454257B2 true JPH0454257B2 (enrdf_load_html_response) 1992-08-28

Family

ID=16767602

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58221495A Granted JPS60114944A (ja) 1983-11-25 1983-11-25 命令アドレス制御方式

Country Status (1)

Country Link
JP (1) JPS60114944A (enrdf_load_html_response)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50725A (enrdf_load_html_response) * 1973-05-04 1975-01-07
JPS5794851A (en) * 1980-12-03 1982-06-12 Fujitsu Ltd Instruction fetch control system

Also Published As

Publication number Publication date
JPS60114944A (ja) 1985-06-21

Similar Documents

Publication Publication Date Title
JPH10214203A (ja) 情報処理装置
JPS6319058A (ja) メモリ装置
JPH0454257B2 (enrdf_load_html_response)
JPS6148735B2 (enrdf_load_html_response)
JPH0250495B2 (enrdf_load_html_response)
JPH05197596A (ja) トレーサ
JP2635169B2 (ja) マイクロプログラム制御装置
JPS6014335A (ja) 情報処理装置
JPS60101652A (ja) プログラムトレ−ス装置
JPS63177236A (ja) デユアルメモリアクセス回路
JPS6215645A (ja) 中央処理装置
JPH0473177B2 (enrdf_load_html_response)
JPS61233834A (ja) マイクロプログラム処理装置
JPH01166144A (ja) ファームウェア・プログラムのデバッグ方式
JPS59186048A (ja) マイクロプログラム制御方式
JPS63170752A (ja) トレ−ス回路
JPS608943A (ja) 多岐分岐制御方式
JPS6250854B2 (enrdf_load_html_response)
JPS6248859B2 (enrdf_load_html_response)
JPS59114622A (ja) イニシヤルマイクロプログラムロ−デイング方式
JPH0287227A (ja) データ処理装置
JPH05120080A (ja) フアームウエア実行履歴記憶方式
JPH056294A (ja) ダンプ採取システム
JPH0227694B2 (enrdf_load_html_response)
JPS62196745A (ja) レジスタ書込み方式